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FOREWORD
This report describes the assembly, the physical and electrical characteristics,
and the basic electrical tests of the Space Ultrareliable Modular Computer -
Demonstration Vehicle (SUMC-DV). Included are descriptions of (1) the packaging
concepts, physical assembly, design and fabrication using design automation tech-
niques of 10 different types of custom CMOS LSI arrays, (2) the fabrication and
testing of the various components including the LSI arrays, (3) the hierarchy of the
memory complement and the clock generation and distribution system, (4) system
testing techniques, and (5) the procedure employed in the electrical checkout of the
system.
Section I includes a description of the CMOS technology with emphasis on some
of the more important system advantages of the CMOS technology. Section n includes
a brief description of the CMOS standard cell design automation technology and its
application to generating LSI arrays. This section includes a description of the
characteristics and statistics of the 10 LSI array types.
Section III includes a detailed description of the chip evaluation and testing proce-
dures. Included are examples of the application of computer programming and sim-
ulation techniques, logic simulation, circuit simulation and automatic generation of
test sequence bit patterns. Section HI includes an extensive set of static and dynamic
tests for all of the 10 array types. Included in these tabulated data are the results of
the functional, static and leakage measurements, the life test data, and the propagation
delay measurements.
Section IV covers the testing done at a subsystem level. This includes subsystem
propagation delay measurements, life testing, capacitive measurements and tempera-
ture distribution. Section V covers the SUMC-DV test set and the front panel. This
section describes the test set and its use in debugging and maintaining the SUMC-DV
IX
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.computer. A brief user's operational guide is presented. All the controls and
switches on the front panel are also covered in this section which includes a brief
user's procedure for operating the SUMC-DV system from the front panel.
Sections VI, VH and Vffi contain descriptions of the IAROM and MROM, Scratch
Pad and Main Memory systems. In each case the organization, timing, interface
and operation of the several memories are included.
Section DC contains a detailed description of the clock generation and distribution
system employed in the SUMC-DV. Section X covers the power supply and distribution
approach used. Section XI describes and illustrates the packaging and interconnection
techniques used in fabrication of the SUMC-DV.
SECTION I
CIRCUIT TECHNOLOGY
Exclusive of main memory, read-only memory, the clock generator, and inter-
face amplifiers/level shifters, the SUMC-DV was implemented with 10 types of
custom LSI complementary MOS chips using the standard cell technique. Within the
framework of the standard cell topology, all of the inherent advantages and efficiency
of custom design were incorporated into the circuit design of the required logic func-
tions. Since it was necessary to design a circuit only once, greater effort was exer-
cised in development of the optimum circuit. Different geometry N and P devices
were used to optimize the rise/fall time and performance of each circuit. Each cir-
cuit design was then simulated using the FETSIM transient analysis program de-
scribed in Section IIIA2 and the design was modified when necessary. The
standard cells designed for the SUMC-DV are described in the Cell User's
Handbook.
Although the outstanding features and advantages of CMOS have been well docu-
mented in the literature, some of the special features of this circuit technology from
a systems viewpoint are listed below.
(1) Symmetrical high noise immunity - 40 to 45% of power supply voltage.
(2) Two firm signal levels equal to supply voltage and ground.
(3) Single power supply.
(4) Extremely low power dissipation resulting in reduced power supply require-
ments, simplified power distribution and simplification of packaging because
of virtual elimination of cooling requirements.
(5) High ratio of rise/fa].! time to propagation delay results in low crosstalk
and reduced complexity of interconnections.
(6) High integration levels provide dramatic reduction in volume and weight
of equipment and in total parts requirement. The high packaging density
achieved results in higher performance, simplification of system debugging
and lower documentation costs.
1-1
(7) Reliable operation over wide process, circuit parameter and voltage
variations including wide temperature variations.
(8) Excellent interface capability with other technologies.
1-2
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SECTION II
LSI CMOS STANDARD CELL ARRAYS
A. CHIP DESIGN AND FABRICATION
Following partitioning of the SUMC-DV logic, a series of new standard cell
circuits was designed and added to the standard cell library so that the required chips
could be designed and fabricated. Chip design starts with validation of the chip logic
using the LOG SIM program. This program and its application to simulating the adder
(ALU) arrays are detailed in Section IIIA1. The chip logic is further analyzed for
performance using the FETSIM transient analysis program. A description of this
simulator and its use in analyzing the ALU data path is given in Section IIIA2. This
analysis aided in the selection of standard cell circuits used in the data path to
optimize performance.
Once the logic was validated, four input files required for the Place-Route-Fold
(PRF) program were provided: (1) the logic net list, (2) the cell pin data file, (3) the
gate to cell pattern assignment, and (4) the initial placement. The PRF program first
optimizes the cell placement in a linear array to minimize crossovers and total inter-
connect length. The program then interconnects the cell into the required logic con-
figuration using metal or deffused "P" tunnels and then folds the linear array into a
two-dimensional array of cell rows so as to make the folded array as nearly square
as possible. Manual intervention using the PRF MANMOD subroutine was then used
to optimize pad location and improve array performance by removing highly resistive
and capacitive tunnels from chip output pad interconnections.
The Artwork (ARTWRK) and adjunct programs* we re used to prepare control
tapes for driving the CALCOMP and Gerber plotters to provide chip checkplots and
final SOX artwork, respectively. The ALU checkplot which was used to validate the
adder connectivity is shown in Fig. 2-1. The checkplot uses cell outlines rather
than detailed plots for checking simplicity and reduced plotting time; detailed
2-1
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Fig. 2-1. Outline checkplot of ALli array.
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checkplots of each standard cell were previously verified at 100X by storing all the
polygons of each of the seven masks levels of each ceil in the standard cell library.
The ARTWRK program combined the output of the PRF program with the contents of
the cell library to generate the Gerber artwork tape comprising all the required
plotter commands and movements to generate the seven SOX artwork plates. Following
final inspection and touchup, these plates were then photoreduced to make a 10X
reticle for the step-and-repeat camera. A set of seven processing photomasks were
then produced by the step-and-repeat camera on 2-1/2-inch glass plates.
B. SUMC-DV LSI ARRAY TYPES
A summary of the ten chip types follows.
ATL-000 - Multiple Purpose Register (MPR)
The MPR is a six-bit register unit which can be used as a data or master/slave
register. The inputs to the register are clocked and the outputs are either direct
or clocked outputs. An additional capability of the MPR is shifting data right one,
left one, or directly to the slave when the chip is used in a master/slave register
arrangement.
ATL-001A - Product Result Register (PRR)
The PRR chip contains a four-bit master/slave register v/ith two multiplexed
inputs. One of the inputs is 9. direct path to the register, while the other input
•• has the capability of passing data directly or shifting logically, arithmetically
or with forced end effects. The input with shifting capability can shift data right
one or four bits, or left one, two or four bits.
ATL-002A - Multiply Quotient Register (MQR)
The MQR chip contains a four-bit master/slave register with two multiplexed
inputs and a four-bit data register with one direct input. One of the master/
slave register inputs is a direct path to the register while the other input is
shifted right tour bits, or left one or two bits. The outputs of the chip are the
four master/slave outputs and four data outputs.
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ATL-004A - Arithmetic Logic Unit (ALl'j)
The ALU is a four-bit adder unit with a direct input and two multiplexed inputs.
One of the operands is the direct input and the other operand is one of the
multiplexed inputs. One of the multiplexed inputs is a direct path to the adder
while the other is either direct or shifted arithmetically right one bit. The
combinatorial adder logic on the chip has the capability of adding, subtracting,
reverse subtracting, logical AND, logical OR, and logical exclusive OR.
ATL-005 - Scratch Pad Address and Interrupt (SPA-INT)
The ATL-005 is used in the SUMC-DV system as a scratch pad addressing
generator. The custom array has the capability of forming a five-bit address
under interrupt level control. The chip has five D-type flip-flops with a com-
mon clock. Three of the flip-flops have three-input data multiplexers with
control and the other two flip-flops contain external inputs and an interrupt level
input. The remaining part of the chip contains a three-bit interrupt request
register, priority allocation logic and a three-bit interrupt level register.
ATL-006A - Condition Code Generator and Interrupt Status Register (CC-ISR)
The ATL-006A is used in the SUMC-DV system as a condition code generator
and an Interrupt Status Register (ISR). A portion of the chip contains control
to form condition codes for Spectra 70 and IBM 360 type instructions. A four-
bit ISR is on the chip with a multiplexed data input and control generated input
for each flip-flop of the register, and the outputs are multiplexed with external
signals.
ATL-007A - Adder Control Logic (ADCON)
The ATL-007A is used in the SUMC-DV system as a control chip for the arithmetic
units and their input multiplexers. The chip generates control bit patterns for all
the arithmetic and logic functions used in SUMC by using read-only memory
inputs and data inputs used in multiplication, division and square root algorithms.
The chip also generates quotient bits for square root and division.
ATL-008A - A-MUX and B-MUX Control
The ATL-008A contains four two-input multiplexers with control and combinatorial
logic used to generate multiplexer control signals used in the arithmetic chip
(ATL-004A). The four outputs of the multiplexer are complemented with respect
to the input.
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ATL-003A - Sequence Control and Iteration Counter (SEQ-IC)
The ATL-009A is used in the SUMC-DV system as sequence control chip. It
contains a four-bit sequence counter with the capability of accepting one of two
external inputs, incrementing the previous count, or leaving the count unchanged.
This chip also contains a two-bit iteration counter which can be set by two ex-
ternal inputs, decrementing a previous count by 1, or leaving a count unchanged.
ATL-OIOA - Control for Sequence and Iteration Counter (SEQ-IC Cont)
The ATL-OIOA is used in the SUMC-DV system as a control chip for the Sequence
Control and Iteration Counter (ATL-009A). It contains specialized control logic
which decodes read-only memory bit patterns and produces the selection signals
for ATL-009A.
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SECTION III
CHIP TESTING AND EVALUATION
All chip testing consisted of at least two basic procedures. Initially, computer
simulation and computer breadboarding techniques were used to predict and analyze
circuit performance, verify the logic implementation and functional correctness of
the logic, and automatically generate test sequence patterns for complete static,
dynamic and functional testing of the fabricated parts. This was followed, for all
chip types, by static, dynamic and functional testing. For some chip types, whose
performance is critical to the overall throughput of the SUMC-DV systems, such as
the ALU chip types (ATL-004A), additional propagation delay measurements were
made in the SUMC-DV computer. These measured results were used to compare
the expected propagation delay of these chips in the system against the actual system
propagation delay. One of the objectives in so doing was to enhance the accuracy of
predicting system performance of selected chip types based on computer simulation
and dynamic measurements made on the corresponding chip type in the laboratory.
The following paragraphs describe all these various aspects of chip testing as
they were implemented on the SUMC-DV chip types and computer.
A. COMPUTER SIMULATION, ANALYSIS AND TEST SEQUENCE GENERATION
1. Logic Simulation - Application of LOGSIM Computer Program to the ALU
Array
The LOGSIM program shown in the flowchart of Fig. 3-1 can be used by the
designer to check the logic design. The simulation output is formatted to permit
both functional and timing relationships to be verified. This section illustrates the
application of the LOGSIM logic simulation program to the ALU chip type whose
partitioned logic is shown in Fig. 3-2.
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NAME ALL GATES
(ALPHANUMERIC)
NAME ALL GENERATORS
AND SPECIFY INPUT WAVEFORMS
SPECIFY INPUTS TO ALL
GATES. INITIAL CONDITIONS
IF NECESSARY, AND DELAYS
SPECIFY GATE OUTPUTS
TO BE PRINTED AND
OPTIONS TO BE USED
ENTER DATA
LOGSIM
PRINTOUT
1. CONNECTIVITY LISTS
2. DELAY TIME SETS
3. SELECTED GATE
WAVEFORMS
4. DIAGNOSTIC DATA
Fig. 3-1. User flow chart for LOGSIM.
Considerable flexibility is provided the user in controlling the simulation
procedure. This control includes simple clerical accuracy checks, functional errors
in the logic, and detailed checking for logic race conditions that might result from
timing and propagation delay variations. Variants of the simulation program permit
the user to observe the effect of logic element timing variations due to capacitive
loading and system packaging effects.
Figure 3-3, the simulation control statement, provides to the user a sum-
mary of the input controls to be specified and a preview of the output that will follow.
The control statements vary as a function of the input control specifications.
LOGSIM provides the option of printing out a cross reference connectivity
list which is needed during the debugging stage. It is also extremely useful as
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ARITHMETIC LOGIC UNIT FOR SUMC-DV CMOS COMPUTER
PRINT MATRIX WILL BE READ
SPIKE NOTICES WILL BE PRINTED
CONNECTIVITY LIST WILL BE PRINTED
MAXIMUM INTERNAL CLOCK VALUE - 570000
TOTAL NUMBER OF LOGIC GATES = 128
TOTAL NUMBER OF GENERATORS - 22
SECURITY CLASSIFICATION = UNCLASSIFIED
Fig. 3-3. LOGSIM control statement.
reference after a valid LOGSIM simulation has been completed. Figures 3-4 and 3-5
show examples of the cross reference connectivity lists; one the input loads of a
given gate and the other the output loads of a given gate. Each gate is assigned a
unique number. These numbers are used to identify the gates that are referenced
by the program throughout the printout. In Fig. 3-4 and 3-5 the first two columns
are used to assign the identification number with the appropriate gate name. The
next column defines the function performed by the particular gate. Most of the gate
types are common single level logic functions: AND, OR, EXOR, etc. LOGSIM
also provides an option of entering a new gate function different from the common
types. All that is needed to enter a new gate type is the truth table; KALB and
ANAB in this column are examples of new gate functions that were used in this simu-
lation. HALB (High A, Low B) has the Boolean expression F = AC + CB where
input C is the controlling input (see cell 1330). ANAB is the function F = AB. The
next column in Fig. 3-4 specifies the initial conditions of the output. This is optional
for input and is usually used when defining the initial conditions for sequential logic.
The last two columns of 3-4 and 3-5 specify the number of inputs or output loads con-
nected to the gate and the names of gates that are connected. The figures do not show
the complete listing of all the input and output names for every gate.
This logic simulation program gives the engineer the option of defining the
-propagation time through the logic gates by a fixed delay, by a table of delay versus
load (output gate capacitance or numerical weight), or by a random delay specified
between two given limits. Figure 3-6 is an example of the delay versus capacitive
3-4
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ARITHMETIC LOGIC UNIT FOR SUMC-DV CMOS COMPUTER
GATE NAME TYPE INIT. # INPUTS INPUT NAMES
1
2
3
4
5
6
7
8
9
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11
12
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14
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26
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28
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SCBO
SCDBAR
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SCEBAR
C LI BAR
CL2BAR
CL4BAR
OFLOBAR
AOPN
AOPNA
FNON
FNAN
N
SNA
SNB
SNC
SN
SMNBAR
SMN
AOPN1
AOPN1A
FNDN1
FNAN1
Nl
SN1A
SN1B
SN1C
SN1
SMN1BAR
SMN1
AOPN2
AOPN2A
FNON2
FNAN2
N2
SN2A
SN2B
SN2C
SN2
SMN2BAR
SMN 2
AOPN3
AOPN3A
FNON3
FNAN3
N3
SN3A
SN3B
SN3C
SN3
SMN3BAR
NOR
NOR
NOR
NOR
DR
NOR
OR
NAND
NAND
NAND
EXOR
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
OR
NAND
NAND
HALB
HALB
EXDR
HALB
EXDR
ANAB
ANAB
ANAD
OR
NAND
NAND
HALB
HALB
EXOR
HALB
EXDR
ANAB
ANAB
ANAB
OR
NAND
NAND
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
OR
NAND
*
*
*
*
*
*
it
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
A
*
*
±
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1
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3
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2
2
2
2
3
1
1
3
3
2
3
2
2
2
2
3
1
1
3
3
2
3
2
2
2
2
3
1
1
3
3
2
3
2
2
2
2
3
1
SCAO
CL20
SCB'
CL1
CL1BAR
CL1BAR
CL2
CL1
CL2
CL4
CN
SCAO
SCBO
AOPN
ORC
CN1
CL4BAR
SCDBAR
SCEBAR
SNA
SN
SMNBAR
SCAO
SCBO
ADPN1
ORC
CN2
CL4BAR
SCDBAR
SCEBAR
SN1A
SN1
SMN1BAR
SCAO
SCBO
AOPN 2
ORC
CN3
CL4BAR
SCDBAR
SCEBAR
SN2A
SN2
SMN2BAR
SCAO
SCBO
AOPN3
ORC
CN4
CL4BAR
SCDBAR
SCEBAR
SN3A
SN3
CL4BAR
CL4BAR
CL2BAR
CL4
CL4
CN1
SCAI
SCB1
AUPNA
AUPNA
FNON
N
FNON
FNAN
SNB
SCAI
SCB1
AUPN1A
AOPN1A
FNDN1
Nl
FNON1
FNAN1
SN1B
SCA1
SCB1
AUPN2A
AUPN2A
FNON2
N2
FNON2
FNAN 2
SN2B
SCAI
SCB1
AUPN3A
AUPN3A
FN.ON3
NS'
FNON3
FNAN3
SN3B
CL4
OPAN
OPEN
FNON
SNC
OPAN1
OPBN1
FNDN1
SN1C
OPAN2
OPBN2
FNON2
SN2C
OPAN:?
OPBN3
FNON3
SN3C
Fig, 3-4e Gate input connectivity list.
CONNECTIVITY LIST
NO.
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30
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34
35
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37
38
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GATE NAME
SCA1
SCAO
SCB1
SCBO
SCOBAR
ORC
SCEBAR
C LI BAR
CL2BAR
CL4BAR
OFLOBAR
AOPN
AOPNA
FNON
FNAN
N
SNA
SND
SNC
SN
SMNBAR
SMN
AOPN1
AOPN I A
FNON1
FNAN1
Nl
SN1A
SN1B
SN1C
SN1 .
SMN1BAR
SMN1
AOPN2
AOPN2A
FNON 2
FNAN 2
N2
SN2A
SN2B
SN2C
SN2
SMN 2 BAR
SMN 2
TYPE # LOADS INTERCONNECTIONS
NOR
NOR
NOR
NOR
OR
NOR
OR
NAND
NAND
NAND
EXOR
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
OR
NAND
NAND
HALB
HALB
EXOR
HALB
EX7R
ANAB
ANAB
ANAB
OR
NAND
NAND
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
OR
NAND
NAND
8
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FNON
FNAN
SNC
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N2 SN2B
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Fig. 3-5. Gate output connectivity list.
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ARITHMETIC LOGIC UNIT FOR SUMC-DVCMOS COMPUTER
FALLGATE NAME TYPE CAPACITANCE TIMESET # RISE
DELAY DELAY
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18 .
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
SCA1
SCAO
SCB1
SCBO
SCDBAR
DRC
SCEBAR
CL1BAR
CL2BAR
CL4BAR
OFLOBAR
AOPN
AOPNA
FNON
FNAN
N
SNA
SNB
SNC
SN
SMNBAR
SMN
AOPN1
AOPN1A
FNON1
FNAN1
Nl
SN1A
SN1B
SN1C
SN1
SMN1BAR
SMN1
AOPN2
AOPN2A
FNON2
FNAN2
N2
SN2A
SN2B
SN2C
SN2
SMN2BAR
SMN2
AOPN3
AOPN3A
FNON3
FNAN3
N3
SH3A
SN3B
SN3C
SN3
SMN3BAR
NOR
NOR
NOR
NOR
UR
NOR
OR
NAND
NAND
NAND
EXOR
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
UR
NAND
NAND
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
UR
NAND
NAND
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
UR
NAND
NAND
HALB
HALB
EXOR
HALB
EXOR
ANAB
ANAB
ANAB
UR
NAND
6D
2D
6D
2D
8E
6D
7D
4G
4G
4G
101
3H
4H
81
4H
31
31
31
31
6B
6C
24C
5H
4H
81
4H
31
31
31
31
6B
6C
24C
3H
4H
81
4H
31
31
31
31
6B
6C
24C
5H
4H
81
4H
31
31
31
31
6B
6C
101
102
101
102
103
101
104
105
105
105
106
107
108
109
108
110
0
0
0
111
112
113
114
108
109
108 .
110
0
0
0
111
112
113
107
108
109
108
110
0
0
0
111
112
113
114
108
109
108
110
0
0
0
111
112
31
11
31
11
42
31
36
6
6
6
56
15
17
53
17
45
0
0
0
16
10
23
19
17
53
17
45
0
0
0
16
10
23
15
17
53
17
45
0
0
0
16
10
23
19
17
53
17
45
0
0
0
16
10
43
16
43
16
60
43
53
9
9
9
45
9
10
42
10
32
0
0
0
22
12
29
12
10
42
10
32
0
0
0
22
12
29
9
10
42
10
32
0
0
0
22
12
29
12
10
42
10
32
0
0
0
22
12
Fig. 3-6. Delay of gates based on capacitance versus delay table.
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load option. Given a capacitance versus delay table plus the input capacitance for
each gate, the LOGSIM program will choose the proper delay for the given gate. Up
to 500 different tables (capacitance load versus delay) can be entered into the pro-
gram. When the capacitance is specified in the input data, the particular table is
also specified by the letter adjacent to it. Figure 3-6 shows the identification number,
gate name, type, the capacitance (in pF) and the letter indicating the table the pro-
gram is to refer to. The remaining columns indicate the calculated rise and fall
delays (defined as a time set) and the time set number. Up to 400 delay time sets
can be generated by LOGSIM based on loading data calculated by the program or
capacitance data supplied by the user.
Figure 3-7 is a typical waveform output with the spike option specified.
During simulation, LOGSIM exercises the logic net in accordance with the levels
specified in the input data. LOGSIM propagates these changes throughout the logic
net, using the time delays assigned to each gate by the user. When all changes have
been completed at a particular time, the gate output levels specified by the user are
printed. The program internal clock is then advanced to the next time at which a
gate output is to change. The change is made and propagated throughout the logic
net. In this manner data compression is performed on the output levels. A possible
spike condition exists when a gate output is driven in two directions at the same time
as a result of the differences in rise and fall delays assigned to a particular gate, or
as a result of an input changing too rapidly for the output to follow. This condition
is noted in LOGSIM whenever a gate level is to change. However, no spike notices
are printed unless the spike option has been selected. LOGSIM terminates the simu-
lation if excessive spike conditions are detected.
The printout has the compressed time scale (in nanoseconds) on the bottom
and the gate identification numbers on the y-axis (the order of the gates are specified
by the users).
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ARITHMETIC LOGIC UNIT FOR SUMC-DV CMOS COMPUTER
TIME
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1135
1142
1146
1147
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1160
1170
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2001
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POSSIBLE
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3013
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3065
3068
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POSSIBLE
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4062
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22 21
0
0
0
0
0
0
0
0
0
0
0
0
0
SPIKE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SPIKE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
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1
1
1
1
1
1
1
1
1
1
1
1
1
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1
1
1
1
1
1
1
1
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1
1
1
1
1
1
1
1
1
1
1
1
AT
1
1
1
1
1
1
1
1
1
1
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0
0
0
0
0
0
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1
1
1
1
1
1
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REACH
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0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
77 76
0-999
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
OUTPUT
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
REACH OUTPUT
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
1 0
Fig. 3-7. Logical output waveforms of gates.
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2. Application of the Circuit Analysis Program (FETSIM) to the ALU Array
FETSIM is a computer program written in Fortran IV which does dc and
transient analysis of MOS circuits. Circuits employing almost any combination of
R-C elements, NMOS transistors and/or PMOS transistors may be analyzed.
FETSIM requires an input containing the complete circuit connectivity, device
parameters, process parameters, and control parameters. The user can specify
initial node conditions and the input pulse format. For example, pulse rise time,
fall time, width and time between succeeding pulses are all independently control-
lable. A user's flowchart for the FETSIM program is given in Fig. 3-8. The
adjacent letters correspond to the data shown in Fig. 3-11 and 3-12 which is a
printout for the input data for the circuit of Fig. 3-9 and Fig. 3-10.
The program contains a sophisticated mathematical model that can ac-
curately simulate either NMOS or PMOS transistors. Sensitivity to process change
is maintained by permitting process and device parameters to be entered separatety
for each transistor.
The present version has the following dimensions, although it can easily be
redimensioned. (For example, with a memory system having 64,000 full words, the
nodes can be extended to approximately 75 and the transistor count to approximately
100.)
19 nodes
5 repeatable input pulses
100 branches
50 resistors
50 capacitors
20 NMOS transistors
20 PMOS transistors
The output data contains all circuit node voltages and transistor currents as
a function of time. The user determines the time intervals at which the outputs are
printed.
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ENTER TOPOLOGICAL CIRCUIT DATA
1 - ALL CIRCUIT NODES NUMBERED
2 - ALL NODAL CONNECTIONS LISTED FOR CIRCUIT
ELEMENTS (R, C, AND TRANSISTORS)
3 - ALL TRANSISTOR GEOMETRIES SPECIFIED
, ,
ENTER PROCESS PARAMETERS
THRESHOLD VOLTAGES, DOPING LEVELS, OXIDE
THICKNESS, MOBILITIES, CHANNEL LENGTHS,
ETC.
1 1
ENTER ELECTRICAL CIRCUIT DATA
D 1 - INITIAL VOLTAGES
E 2 - EXTERNALLY APPLIED VOLTAGES
( '
ENTER PRINTOUT INFORMATION
1 - SIMULATION TIME
2 - FREQUENCY OF PRINTOUT
i
FETSIM
i
PRINTOUT
1 - NODE VOLTAGES VS. TIME
2 - TRANSISTOR CURRENTS VS. TIME
NOTE
LEI
-. TO
TTERS A THROUGH G HEFER
T  FIGURES 3-11 AND 3-12
Fig. 3-8. FETSIM flowchart.
In this section the analysis of one bit of an ALU array data path is used as
an example of the FETSIM circuit simulation of a complex CMOS circuit. The logic
"equivalent for the simulated circuit is shown in Fig. 3-9 and Fig. 3-10. In Fig. 3-9
the sequential data path passes through a 3 x 1 input multiplexer (cell 1890), through
an operand true/complement select gate (1330) and an exclusive-OR of the too input-.
operands. In Fig0 3-10 the output of the first data path is exclusive-ORed (cell 2310)
with the carry input to form the sum which passes through the select gate (cell 1350)
and buffers to the sum output line.
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Fig. 3-12, Input data and partial output for circuit of Fig. 3-10.
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The simulation results, using almost worst case processing parameters for
both N and P type devices, indicate a one-bit add time of 194 nanoseconds; 105 ns
required for path 1 and 89 ns for path 2.
The first two pages of printout of the simulation of data paths 1 and 2 are
listed in Fig. 3-11 and 3-12, respectively. The correlation of the printout to the
flowpath, Fig. 3-8, is given by the letters A through F on* the flowpath and the
printouts.
3. Automatic Test Sequence Generation - Application of the AGAT Computer
Program to the ALU Array
AGAT (Automatic Generation of Array Tests) is a computer program de-
signed to generate a complete set of tests for a combinatorial logic net. The com-
plete set of tests will examine the logic net for every possible fault. Faults are
defined as gate inputs and outputs that are stuck at a logical "1" or a logical "0"
condition.. AGAT automatically derives these tests from a user's input data which
describes the logic connectivity of the array. Each individual test specifies a com-
plete set of net levels (0 or 1) to be applied to the array, and the corresponding
normal net output levels. In addition to generating the inputs necessary to com-
pletely exercise the LSI array, AGAT also provides sufficient diagnostic data to
isolate internal faults, generally two within several gates. The procedure for using
the AGAT program is shown in the flowchart of Fig. 3-13.
Although AGAT was primarily designed for combinational logic, it has been
used successfully with sequential circuitry. In this case the engineer generates the
test words necessary to prime the logic for the desired internal states. The logical
connectivity data is then entered as if the array is combinatorial. Further simplicity
of testing is achieved by designing all sequential arrays so that all internal feedback
loops can be broken. This permits the forced setting of all internal states simplifying
the test sequence requirements of the AGAT program.
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NUMBER ALL GATES
NUMBER ALL GATE INPUTS
SPECIFY ALL OUTPUT GATES
ENTER CONNECTIVITY DATA
PKINTOUT
1 - COMPLETE SET OF COMBINATIONAL
TESTS
A) INPUT LEVELS TO BE
APPLIED TO ARRAY
B) NORMAL OUTPUT LEVELS
2 - DIAGNOSTIC DATA
Fig. 3-13. User flowchart for AGAT.
To generate the test sequence, the AGAT program selects an untested fault
and places appropriate levels at the inputs and outputs of the gate containing the
selected fault. This process is continued until levels have been assigned to all gates
in the sensitized path, thus permitting observation of the selected fault at a net output.
Output data is presented to the user in the form of a printout. Each AGAT
run presents the user with connectivity lists, load lists, fault tables, and a list of
untested faults (if any).
The AGAT program has been used as an aid in generating the test sequences
for arrays containing sequential logic. It has been used to produce the entire test
sequence for many combinational arrays such as the Arithmetic Logic Unit (ATL-004A).
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Figure 3-14 shows the input logic used to set up the connectivity data for ALU array.
As shown, the array has 23 inputs, 13 outputs, 156 internal nodes, and 192 logical
gates. All the inputs to the array have been numbered arbitrarily from 500 to 522
and all array outputs have been labeled with an X0
The AGAT output for the ALU array contained 27 combinatorial tests and
conflict messages. The conflict messages were traced to redundant logic configura-
tions within the array. (Redundant logic configurations are inherently untestable by
any method.) The 27 combinatorial tests, therefore, form a complete test set.
Figure 3-15 shows the AGAT output for one of these 27 tests. In this test,
for example, the inputs numbered 500, 501 and 502 are set at 0, 0, and 1 (respec-
tively). The outputs, numbered 133, 135, 136 will be 0, 0 and 1 (respectively) if the
array is to pass this test. The large block of data in the middle of this page of
printout is the logical levels for all internal nodes of the array.
When the array under test has passed all 27 tests, the array is functionally
perfect.
B. STATIC AND DYNAMIC PERFORMANCE OF THE CMOS LSI CHIPS
Static and dynamic tests have been conducted on nine of the CMOS LSI chip types
used in the SUMC-DV. The following paragraphs describe the tests that were per-
formed and typical results for each of the tests.
The tests conducted on the LSI chips fall into the categories of functional testing,
leakage tests, life tests and propagation delay. All tests were conducted with a 10-V
supply voltage and 10-V input pulses (where applicable). In addition, propagation
delay measurements on the ATL-001A Product Result Register (PRR) and the ATL-
002A Multiply Quotient Register (MQR) were made with a 5-V input pulse. All of the
chips tested were housed in 40-pin dual-in-line ceramic packages with 0.600-inch
row centers and 0.100-inch_pin spacing.
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SPM(N) SPV<;i-l) 102 SPU(N»I|
511 I I 510 I I 507 I I 512
Fig. 3-14. AGAT connectivity drawing, ALU (ATL-004A), (sheet 1 of 2).
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INPUTS
SIGNAL NAME
CL1
CL2
CL4
SCL1
SCL2
SCL3
101
102
103
104
SPMIN-1)
SPMINI
SPMIN»1I
SPMIN+21
SPM(N>3)
OPAINI
OPA(N+1i
OPA(N*2)
OPA(N»3I
CII61
C4N— MROM
C(N^8I
CTR(N*4I
GATE NUMBER
500
SOI
602
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
C(NtJ)
Fig. 3-14. AGAT connectivity drawing, ALU (ATL-004A), (sheet 2 of 2).
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1. Functional Testing ...
All of the LSI chips of each chip type have had the functionality of their in-
ternal logic tested. The AGAT computer program was used to generate a test
sequence for each SUMC-DV chip type. The application of the AGAT program to
generating the test sequence for the ALU chip is detailed in Section IIIA3. The test
sequence not only verifies that the finished array performs the required logic func-
tion, but also checks every gate in the system for the stuck at "1" or stuck at "0"
case. The test bit sequences generated by AGAT were programmed into a program-
mable tester, which not only tested the chips for proper operation, but also identified
those outputs where the error occurred and the corresponding bit sequences which
resulted in an error condition.
2. Leakage
Static leakage current was measured in the ground lines of each of the nine
LSI chip types. Leakage current was measured first with all chip inputs tied to the
supply voltage (+10 V) and then with all chip inputs tied to ground. Figure 3-16 shows
the test setup used in the static leakage test. The median static leakage for each of
the chip types is shown in Fig. 3-17 along with number of units tested of each chip
type.
LSI CHIP
21
I II IT
ALL INPUTS
Fig. 3-16. Static leakage test setup.
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CHIP TYPE
ATL-001A
ATL-002A
ATL-004A
ATL-005
ATL-006A
ATL-007A
ATL-008A
ATL-009A
ATL-010A
MEDIAN STATIC
LEAKAGE (HA)
<1
<1
325
10
8
462
750
22
9
NO. OF CHIPS
TESTED
99
51
22
16
21
22
21
8
15
Fig. 3-17. Median static leakage.
Dynamic leakage was measured in the ground line of four ATL-001A and
four ATL-002A chips. The logic diagrams of the ATL-001A and ATL-002A are
presented in Fig. 3-18 and 3-19. As can be seen from Fig. 3-18, the ATL-001A
has four primary data paths each containing a master/slave flip-flop (cell 1820).
Dynamic leakage was measured on the ATL-001A while all four flip-flops were being
simultaneously clocked with clock frequencies up to 1 MHz. This was done in an
attempt to maximize the dynamic power loss. The ATL-002A also has four primary
data paths containing master/slave flip-flops. In addition, the ATL-002A contains
four "D" type flip-flops (cell 1830). Dynamic leakage was measured in the ATL-002A
while all eight of its flip-flops were being simultaneously clocked at clock frequencies
of up to 1 MHz.
The results of the dynamic leakage tests on the four ATL-001A and four
ATL-002A chips are presented in Fig. 3-20 as a graph of average power dissipation
versus frequency for the two chip types, The results in Fig. 3-20 are for the case
where no capacitive loading is associated with any of the outputs other than the
intrinsic output capacitance of the chip and the packaging socket capacitance. Since,
on a CMOS chip, the dynamic power can be expressed as CV2f, the addition of ex-
ternal output capacitance will increase the dynamic power consumption.
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30
AVERAGE
POWER
DISSIPATION ,5
ImW)
NO EXTERNAL
LOAD
ATL-002A-
200 400 600
REPETITION RATE (kHz)
Fig. 3-20. Power dissipation vs frequency.
3. Life Tests
A static leakage life test at elevated temperatures has been conducted on
two ATL-001A chips to check the effect that continual temperature and voltage stress
has on the leakage characteristics. Static leakage has been measured as per Fig.
3-16 with all inputs tied to ground. In addition to measuring leakage on the PRR
chips, provisions had been made to check the dynamic performance of these same
chips while under temperature stress. Figure 3-21 contains condensed data on the
static leakage test taken during the first 200 days of testing. Future test plans for
these two chips include provisions for an accelerated temperature cycling routine
over a more extreme temperature range.
Two additional CMOS LSI standard cell chips, the ATL-NASA test chip and
the ATL-000, have been under continuous dynamic stress at 25°C for 200 days. No
degradation in dynamic performance has occurred.
4. Propagation Delay
Propagation delay measurements have been conducted on each of the nine
LSI chip types. This section presents some of the typical delay paths examined for
each chip type along with the mean average delay measurements, output line node
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DAYS SINCE
TEST BEGAN
0
1
5
35
63
64
109
110
166
167
200
TEMPERATURE
<°C)
25
60
60
60
60
85
85
100
100
25*
25*
LEAKAGE
TEST
CHIP1
(MA)
25
33
41
42
42
43.5
43.5
46
46
39.5
38.5
LEAKAGE
TEST
CHIP 2
(MA)
0.014
0.055
0.160
0.200
0.200
0.210
0.190
0.230
0.300
0.260
0.260
^Equipment shut down during laboratory move.
Fig. 3-21. Condensed life test, static leakage at elevated temperatures.
capacitance and stage delays. All chip types were tested using a 10-volt supply
voltage. In addition, the ATL-001A and ATL-002A were also tested with a 5-volt
supply voltage. The input driving waveforms for all tests had 10%-90% rise and fall
times of 40 ns. Propagation delay was measured between the 50?0 points of the input
and output waveforms.
a. ATL-001A
The ATL-001A chip type (shown in Fig. 3-18) contains four primary
data paths each containing a D-type master-slave register (cell 1820),, Four delay
measurements were made on one of these paths. The test path is shown in Fig.
3-23. The 1820 master-slave flip-Hop cell is used on the 001 A, 002A and 009A
chips. The flip-flops, shown in detail in Fig. 3-22, is a single input register in
which not only can the data, D, be jam-transferred into the master register (the
combination of G3 and G4), but the input can also be multiplexed from a common bus
because of G2, which is used to isolate the D input line from the master register.
The jam-transfer capability with a single input arises out of the special high im-
pedance (low capacitance) characteristics of the CMOS technology combined with the
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OPERATING
VOLTAGE
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5
5
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5
5
10
T (as)
W OUT
f '-24 J-ll
•140
•162
•500
•560
1-14 J-ll
68
90
245
306
J~-24 J~-10
67
T (as)
K OUT
1-24 1-11
ni5
•129
•350
•380
1-14 1-11
50
66
107
132
1-241-10
82
OUTPUT
NODE
CAPACITANCE
<PF)
NUMBER
OF
STAGES
AVERAGE
STAGE
DELAY
T! <ns)
AVERAGE
STAGE
DELAY
T2 (ns)
NUMBER
OF CHIPS
TESTED
RIPPLE THROUGH TEST
10.9
28.9
10.9
28.9
8
17.5
20.3
62.5
70
14.4
16.1
43.3
47.5
9
9
8
8
CLOCK-OUT TEST
10.5
28.5
10.5
28.5
6
11.3
15
40.8
51
8.3
11
17. S
22
25
25
8
8
DIRECT FEED THROUGH TEST
11.1 4 16.8 20.5 25
•Includes setup time on both master and slave inputs.
Fig. 3-22. Propagation delay tests on the ATL-001A.
special design of the G2 and G4 gates. The G4 gate is designed with very low con-
ductance devices that keep the output impedance of G4 high enough so that it can be
driven directly from the data, D, through G2; but low enough so that it can hold stored
data in the master register, which consists of G3 and G4. Gate G5 is a bidirectional
switch that is used to isolate the slave register, G6, and G7, when new data is being
stored in the master.
Three delay measurements were made on the 1820 cell in the data path
of Fig. 3-22. The three tests are designated: (1) the "ripple through" test, (2) the
"clock-out" test, and (3) the "minimum clock pulse width" test. The "ripple through"
time is the minimum time necessary to place a bit of information at a chip input
(pin 24 for the ATL-001A), clock the information first into the master and then into
the slave of the 1820 cell, and to receive this information at the chip output (pin 11
3-28
OUTPUT
50%.
T
IN OUT
J J
jk
-Nif \INPUT J
T
IN OUT
11
)
.
I /
/50%
r / \
CLOCK A A A
Fig. 3-23. "Ripple through" timing waveforms.
for the ATL-001A). The timing waveforms for the "ripple through" test are shown
in Fig. 3-23. The test data for the "ripple through" test on the ATL-001A is
presented in Fig. 3-22.
The "clock-out" time is the time delay between the application of the
clock edge which passes the cell 1820 master information to the slave and the
appearance of the slave information at the chip output. Pictorially, the "clock-out"
timing waveforms are shown in Fig. 3-24. The "clock-out" test data taken on the
ATL-001A chip types is presented in Fig. 3-22.
The third test conducted on the cell 1820 flip-flop was the determination
of the minimum width clock pulse necessary to pass information from the data D input
into the master of the cell 1820 flip-flop. For 10- volt ATL-001A chip operation,
the minimum clock pulse width averaged 22 ns. Reducing the supply voltage to 5 volts
increased the average minimum allowable clock pulse width to 80 ns.
Test data for one combinatorial logic path in the ATL-001A is presented
in Fig. 3-22. The test is designated as the "direct feed through" test. In this test
the propagation delay was measured from chip input pin 24 to chip output pin 10.
Four internal levels of logic were involved with this path.
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CLOCK
OUTPUT.
J \ I \
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CL OUT
1 J
T
- CL OUT
1 1
WIN. CLOCK
•WIDTH
Fig. 3-24. "Clock-out" and "minimum clock pulse width" timing waveforms.
b. ATL-002A and ATL-009A
The "ripple through" test and the "clock-out" test were run on data
paths containing the cell 1820 master-slave flip-flop on both the ATL-002A and
ATL-009A chip types. The data paths and test results for these two chip types are
shown in Fig. 3-25 and 3-27. Figure 3-26 represents the logical layout of the
ATL-009A chip.
c. ATL-004A, ATL-005. ATL-006A, ATL-007A, ATL-008A and
ATL-OIOA
The remaining six chip types all contain logic paths that are combina-
torial or that can be viewed as combinatorial for purposes of propagation delay
measurements. Figures 3-28 through 3-48 present the logic diagrams, propagation
delay test paths, and test results of the remaining six chip types. All of the test
results represent mean average values of recorded data using a 10-volt supply
voltage.
5. Summary of Chip Propagation.Delay Measurements
The results of the stage delay measurements calculated for each of the test
paths are summarized in. Fig. 3-49 on a "chip type" level. The average stage delay
for each chip type was arrived at by averaging the stage delays of the individual test
paths measured for each chip type. The data in Fig. 3-49 is based on test results
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taken with a +10 V chip supply voltage and a chip output node capacitance in the 16-
to 15-pF range.
Also included in Fig. 3-49 is the average stage delay that can be attributed
to all nine of the CMOS LSI chip types taken collectively. Based on the results of
6664 stages, the average stage delay was found to be 16.7 ns.
RIPPLE THROUGH PATH
SUPPLY
VOLTAGE
(VOLTS)
10
5
OUTPUT
NODE
CAPACITANCE
(PF)
14.3
14.3
T(ns)
22 32
J J
125
244
T(r.s)
22 32
1 ~L
110
212
NUMBER
OF
STAGES
8
8
AVERAGE
STAGE
DELAY(ns)
J J
15.6
30.5
AVERAGE
STAGE
DELAY (ns)
1 1
13.8
26.5
NUMBER
OF CHIPS
TESTED
22
3
CLOCK-OUT PATH
SUPPLY
VOLTAGE
(VOLTS)
10
5
OUTPUT
NODE
CAPACITANCE
(PF)
14.3
14.3
T(ns)
34 32
1. I
55
113
T(ns)
34 32
T. T
47
101
NUMBER
OF
STAGES
6
6
AVERAGE
STAGE
DELAY(ns)
~L _r
9.2
18.8
AVERAGE
STAGE
DELAY (ns)
T T
7.8
16.8
NUMBER
OF CHIPS
TESTED
22
3
Fig. 3-25. Propagation delay tests on the ATL-002A.
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; NODE
CAPACITANCE
13.3pF
28.3 pF
T
4 3
_T_T
31.7 ns
50.5 ns
T
4 3
1_1_
45.7 ns
63.5 ns
NUMBER
OF
STAGES
2
2
AVERAGE
STAGE
DELAY
_T _T
15.9 ns
25.3 ns
AVERAGE
STAGE
DELAY
~L ~L .
22.9 ns
31.8 ns
NUMBER
OF CHIPS
TESTED
21
2
Fig. 3-32. Propagation delay path 4 to 3 on ATL-OC5.
1890~1 . [
oJ 162° I!
830 I
I I
I
AVG. OUTPUT
NODE
CAPACITANCE
10.8 pF
25.8 pF
T
8 10
_T _T
95.7 ns
105.0ns
T
8 10
1_ ~L
90.4 ns
99.5ns1
NUMBER
OF
STAGES
7
7
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STAGE
DELAY
_T _T
13.7 ns
15.0 ns
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DELAY
~L ~L
12.9 ns
14.2 ns
NUMBER
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TESTED
21
2
Fig. 3-33. Propagation delay path 8 to 10 on ATL-005.
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Fig. 3-36. Propagation delay path 6 to 7 on ATL-006A.
r 1330
I
OUTPUT
NODE
CAPACITANCE
11.3 pF
T
31 33
_T _T
.24.5 ns
T
31 33
"L ~L
100.3ns
NUMBER
OF
STAGES
5
AVERAGE
STAGE
DELAY
_T J~
24.9 ns
AVERAGE
STAGE
DELAY
~L I.
20. 1 ns
NUMBER
OF CHIPS
TESTED
19
Fig. 3-37. Propagation delay path 31 to 33 on ATL-006A.
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Fig. 3-40. Propagation delay path 27 to 36 on ATL-007A.
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Fig. 3-41. Propagation delay path 4 to 7 on the ATL-007A.
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Fig. 3-43. Propagation delay path 23 to 35 on the ATL-008A.
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Fig. 3-44. Propagation delay path 39 to 15 on the ATL-008A.
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Fig. 3-47. Propagation delay path 9 to 8 on the ATL-OIOA.
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Fig. 3-49. Average +10 V stage delay for all chip types.
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SECTION IV
SUMC-DV SUBSYSTEM TESTING
In Section in each of the LSI chip types was considered to be a stand-alone unit.
This section deals with the performance of the SUMC-DV system as a group of inter-
connected CMOS and bipolar packages. The parameters that were investigated on a
system level include temperature distribution, life testing, capacitive loading and
critical path delay measurements.
A. TEMPERATURE DISTRIBUTION
The SUMC-DV system is contained on 11 plug-in boards and one permanently
attached board on the top panel (Fig. 4-1). Of the 40 watts of power consumed by
the SUMC-DV, 26 watts are used by the four bipolar main memory boards. These
four boards are located side-by-side (boards 1 through 4) and are the only significant
heat source in the system. Using a copper-constantan thermocouple, the case temper-
ature on the four main memory boards was measured at approximately 80 °C. Boards
5 through 11 contain all of the low power CMOS LSI chips used as well as some
scattered bipolar circuits. The CMOS LSI chips on board 5 (MRU) have the highest
operating case temperature of any of the CMOS chips due to their proximity to the four
main memory boards. Case temperatures on the MRU board are in the neighborhood
of 50°C. The operating case temperatures of the chips on boards 6 through 11 are in
the range of 30°C to 45°C. Case temperature variations on the CMOS chips are due
primarily to their proximity to bipolar circuits and to the flow patterns of the convec-
tion currents.
B. LIFE TESTING
Over 4000 hours of life testing have been accumulated on the SUMC-DV using a
reference life test program. The purpose of the life test program was to ensure pro-
longed functional operation as well as to determine if there were any waveform
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Fig. 4-1. SUMC-DV interior and plug-in cards.
deterioration associated with extended chip performance. Over the life of the test, no
functional breakdowns occurred and there was no waveform degradation on the monitored
signal lines.
The life test program consisted of an RX addition, an RR subtraction and an RR
branch-on-condition which looped back to the RX addition. One loop of the program
consisted of 15 elementary operations (EO): 12 short elementary operations and 3 long
elementary operations. A 2.9-^s short EO and a 3.48-^s long EO were used for the
life test.
-Figure 4-2 presents typical waveforms monitored during the life test. The wave-
forms shown are clock signal CLBC, bit 0 (MSB) out of the first adder unit and the
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Fig. 4-2. Typical waveforms during life test.
0 bit out of the second adder. The addition performed adds FFFF, ,. to 0001 and theID lo
subtraction instruction subtracts 0001 from 0000,,.J.O 16
results are shown in Fig. 4-2.
The addition and subtraction
C. CAPACITIVE LOADING
Capacitive measurements were made on selected signal paths in order to define
the sources and magnitudes of the line capacitance as well as to determine if the
standard cell output rise and fall times were consistent with the predicted values.
The results of the capacitive measurements indicated that the sources of capaci-
tance exhibited ranges of values as shown in Table 4-1 which lists the sources and
ranges of capacitance as determined from the measurements.
As an examplei the capacitance associated with signal 13MO on the 1 ALU board
is theoretically calculated. 1SMO enters the 1 ALU board via a P connector and travels
through 2 inches of wire to an ATL-004A chip (pin 36). Pin 36 on the ATL-004A is an
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output pin driven by an inverting buffer (cell 1520). Ceil 1520 also drives one on-chip
cell. The best and worst case capacitances are shown in Table 4-2.
TABLE 4-1. SOURCES AND MAGNITUDES OF CAPACITANCE
Source
1 inch of wire
Backplane pin
P connector pin
Socket pin
Chip input/output
Capacitance
Range
(pF)
0.4-1 .5
0.8 - 1.5
0.8 - 2.3
0.6 - 1.0
6.0 - 7.5*
*Capacitance is for a fan in (fan out) of 1. Add 2 pF for each
additional on-chip fan in (fan out).
TABLE 4-2. 1SMO SIGNAL CAPACITANCE
Source
P pin
2 inch wire
Socket pin
Chip output
1 additional on-chip
fan in
TOTAL
Minimum (est)
Capacitance
(PF)
0.8
0.8
0.6
6.0
2.0
10.2
Maximum (est)
Capacitance
(pF)
2.3
3.0
1.0
7.5
2.0
15.8
The capacitance of this path was measured as 12.0 pF.
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The Standard Cell CMOS LSI Array User's Handbook predicts rise and fall times
as a function of load capacitance for all of the CMOS standard cell types. The pre-
dicted ranges in the handbook assume an input rise or fall time of 40 ns to the standard
cell. As input rise and fall times to a standard cell increase or decrease, the output
rise and fall times as well as the propagation delay will also increase or decrease.
The predicted rise or fall time of standard cell 1520 was verified on five signal lines
in the SUMC-DV. Cell 1520 is an inverting buffer typically used as an output stage
for driving large off-chip capacitances. Since cell 1520 appears at the end of a multi-
stage on-chip logic chain in all five cases, the input rise or fall time to the cell can
be expected to be sufficiently close to 40 ns. The results of this test appear in Table
4-3.
Capacitance measurements were made on several other signal lines to insure that
the rise and fall times of the observed waveforms at these points were consistent with
the capacitive loading conditions. Some of the typical line capacitances encountered
are presented in Table 4-4.
D. DELAY MEASUREMENTS
Propagation delay and system measurements were made on the critical signal
lines associated with an addition-subtraction reference program. The purpose of
the measurements was to diagnose any series timing problems and also to provide
reference data for future use.
Measurements were made on all of the first and second adder units' sum outputs,
the adder carry paths, the condition code inputs, the multiply quotient register and
the scratch pad register. Figure 4-3 is typical of the type of system timing condi-
tions that were investigated. Figure 4-3(a) shows the timing relationship between
clock pulse BC and the 0 bit output of the first adder. The function being performed
in picture is an. RR format subtraction with a logical 1 being the correct result for
this bit. The measured delay from Fig. 4-3(a) is taken from the leading edge of
CLBC to the leading edge of 1SMO. This time defines the time necessary to access
the scratch pad memory and to perform the subtraction. From Fig. 4-3(a) this
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TABLE 4-3. RISE/FALL TIMES OF CELL 1520 INVERTING BUFFER
Signal
Name
2SM11
. 2SM12
2SMO
MQRO
S3D
Measured
Capacitance
(PF)
69
76
140
62
60
Predict Range
of the
Rise/Fall Time
(ns)
50-98
53-105
84-196
47-91
36-84
Measured
Rise/Fall
(ns)
90
80
160
80
50
TABLE 4-4. SUMC-DV LINE CAPACITANCE
Signal
Name
S4D
" 1SMO
1SM3
1SM11
2 SMS
Line
Capacitance
(PF)
55
37
31
31
74
Signal
Name
2SM7
2 SMI 5
MQR3
MQR7
MQR15
Line
Capacitance
(PF)
63
78
45
43
72
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time is 360 ns. In this test program the data state of the 0 bit of the scratch pad
memory was correct before CLBC accessed the correct scratch pad memory location,
thus producing a fast subtract. If the data state of the scratch pad memory was re-
quired to change when the correct scratch pad location was accessed, the subtraction
result would be delayed. This condition can be observed by referring to the 1SMO
signal of Fig. 4-2. Prior to output of the first adder assuming its correct state, a
voltage spike appeared. This spike occurred while the scratch pad memory was in
the process of changing its data state on the 0 bit.
Figure 4-3 (b) shows the time delay between clock pulse BC and the 0 output bit of
the second adder. An RX addition is being performed and the correct data result for
2SMO is a logical 0. The time interval between the leading edge of CLBC and the
falling edge of 2SMO defines the time necessary to access the scratch pad memory
and to perform the addition.
. Figure 4-3 (c) shows the interval between the completion of the addition of (b) and
the clocking of that correct answer into the 0 bit of the multiply quotient register.
The measured time interval in (c) is the time between the falling edge of 2SMO and the
leading edge of clock pulse CLG. From (c), this time is 520 ns. The length of a long
elementary operation for this testing sequence was 3.48 us.
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Fig. 4-3. Typical system timing relationships.
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SECTION V
SUMC-DV TEST SET AND FRONT PANEL CONTROLS
This section contains a description of and how to use the SUMC-DV test set for
debugging, monitoring and maintaining the SUMC-DV. The test set is a special
piece of test equipment that provides a pluggable connection to the SUMC-DV per-
mitting all but one register to be directly monitored. In addition, the test set pro-
vides the capability to load both main memory and scratch pad off-line. This section
also includes a description of the front panel of the SUMC-DV and how to use the
controls on the front panel for normal operation as well as in debugging and main-
tenance procedures.
A. TEST SET
1. Test Set Controls
The layout of the front panel of the test set is given in Fig. 5-1. The panel
layout contains the various switches, controls and indicators that have been designed
to facilitate the debugging of the SUMC-DV computer. The test set schematic diagram
is shown in Fig. 5-2. Referring to Fig. 5-1, the first row of seven lamps at the top
of the drawing, DS1 through DS6, labeled ISR, display the Interrupt Status Register,
100 through 106 at all times regardless of the position of the MONITOR SELECTOR
. switch.
The next row of 16 lamps, DS8 through DS23, labeled DATA, constitute a
general 16-bit display field which displays which of the ten 16-bit buses that the 19-
position MONITOR SELECTOR switch, SW35, is selecting. The IR position of this
switch causes the Instruction Register bus, IRO-IHIS, to be displayed 0 through 15
from left to right, The MAR & SPA position displays the main memory address,
MAR5 through MAR15 in the left-hand 11 positions, and the scratcn pad address,
SOD through S4D in the right-hand 5 positions. The PRR position displays the
product remainder register, PRRO through PRR15. The SP position displays the
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Fig. 5-1. SUMC-DV Test Set.
scratchpad memory output SPMO through SPM15. The next four positions, MROM1,
MROM2, MROM3 and MROM4, display 64 bits of the 72-bit MROM field in the loca-
tions shown in the MROM field drawing in Fig. 5-3. The MROM5 & SCI) position
displays the remaining 8 bits of the MROM field in the left-hand half of the display
field in the locations shown in the MROM field drawing, and also displays the 8
sequencer bits which address the MROM, SEQ1 through SEQ8 in t^e right-hand half
of the display field. The MM position displays the output of the main memory, MRO
through MR 15.
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Fig. 5-2. Test set schematic diagram.
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Fig. 5-3. MROM fields on test set.
The next row of devices on the Test Set panel are 16 three-position toggle
switches, SW1 through SW16, labeled SCRATCH PAD DATA. These switches have
their center arm (as shown in the Test Set schematic) connected to the multiply
quotient register bus, MQRO through MQR15. When they are in the center neutral
position, they make no connection to this bus, but when any of these switches is in
the up position, it connects the corresponding bit of the MQR bus to +10 volts, forcing
a logical "one" and when any of these switches is in the down position, it connects to
ground forcing a logical "zero". These switches are provided to load information
manually into the scratch pad during debugging, since the MQR bus is the scratch
pad data input.
The next row of three position toggle switches £W17 through SW32 is divided
into two groups for labeling. The left-hand 11 labeled MAR are connected to the main
memory address bits MAR5 through MAR15, and can be used for manual addressing
of the main memory. The right-hand five switchejs labeled SPA are connected to the
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scratch pad address bits SOD through S4D, and can be used for manual addressing of
the scratch pad. These 16 toggles, like the row above it previously described, force
manual override levels when thrown up or down, and disconnect when returned to the
center neutral position.
In the lower right-hand corner of the Test Set panel there is a row of three
display lamps, DS24 through DS26, under which is a row of three position toggles,
SW38 through SW40. This group, labeled ILR, displays and permits manual override
of the three interrupt level register bits, ILRO through ILR2. These bits are moni-
tored at all times and do not go through the MONITOR SELECTOR switch. Manual
override does not occur when the three toggles switches are returned to the neutral
center position.
SW33 is a pushbutton labeled RUN and SW34 is a pushbutton labeled HALT;
these buttons set and reset a flip-flop on the IR board which starts and stops the clock
generator.
The SINGLE EO and the SINGLE INSTR two-position toggles, SW36 and SW37,
respectively, are wired to stop the clock generator automatically for debugging the
SUMC-DV. As shown in Fig. 5-2, the end of an instruction is recognized by sensing
when the sequencer returns to the MROM address for the EO which loads the next
instruction into the instruction register from main memory. This code has a zero
in all bits but the least significant bit which has a one. This combination of the
sequencer bits is decoded by two CMOS packages in the Test Set. If the SINGLE EO
toggle switch is down and the SINGLE INSTR toggle switch is up, the output of this
decoder is sent back to the IR board to stop the clock at the end of each instruction.
If the SINGLE EO toggle switch is up, the other toggle switch is ignored and a wired
high is set back on the STOP line to stop the DV at the end of each EO..
The LAMP TEST pushbutton, SW41, connects the anode of a diode in every
lamp driver circuit to +10 V when pressed, lighting every lamp on the Test Set panel
to check for burned out lamps or nonfunctional lamp driver circuits.
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The "ENTER" button, SW42, manually overrides the scratch pad write
control to ground. This is for entering the scratch pad data which has been set up
manually from the Test Set.
2. Use of the Test Set in Debugging
When the Test Set is used for debugging, it is generally advisable to have all
14 of the ribbon connectors plugged into the boards of the SUMC-DV. Figure 5-4
shows how each of the fourteen 16-pin connectors at the end of the 14 ribbon cables
interface with the seven SUMC-DV boards and map into the 224-pin terminal board
whose internal wiring is shown in Fig. 5-5. When operating with the Test Set, the
CLOCK toggle on the SUMC-DV panel should be in the SLOW position. After any
manual loading operations from the Test Set, it is important to remember to return
all manual loading toggles to their central neutral positions before attempting to run.
The SINGLE EO and SINGLE INSTR modes will be found particularly useful,
but it should be remembered that the states displayed in these modes are always the
states at the end of the last clock pulse of the EO, and that intermediate states within
the EO cannot be displayed on the Test Set panel. It is only when the SINGLE EO or
the SINGLE INSTR mode is in use that the RUN pushbutton on the Test Set front panel
is used to advance from EO to EO or from instruction to instruction, since this push-
button does not clear the sequencer. The only exception to this is when a program has
been halted manually at some random EO for inspection and it is desired to continue
the program from the point at which it happened to stop. Whenever a program is
restarted at the beginning, the first main memory address must be loaded manually,
and then the START pushbutton on the SUMC-DV panel must be pressed. On the other
hand, the two HALT pushbuttons are equivalent in every way.
The use of the MONITOR SELECTOR switch to display 10 sets of 16 bits each
is self explanatory. In order to get a meaningful display on the Test Set, of course,
the SUMC-DV clock must always be stopped while observing the display. Various
colored lamp covers have been used to divide the lamps into groups of four for hex-
adecimal reading of the displays. Corresponding switches and lamps have been
aligned vertically for greater clarity.
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*These connectors are rotated 180 with respect to the others.
Fig. 5-4. Test set connectors (sheet 1 of 2).
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7
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2
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o
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7
o
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o
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7
o
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6
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o
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7
o
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0
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7
o
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S9D
° El56-*-E149
° T>OPo
8
 E141-*~E148
o
S7
IRS
0 C-17R Flf iQ9
 "*" P9
8
 E161-*-E168
0
IR7
N.C.
° E196-*-El89
*7 T-H f\PlO
8
 El8l-*-El88
o
N.C.
C12
o E216-«-E209
• " i-if iPll
8
 E201-»-E208
o
Cll
SEQ
o
g E236-«-E229
8 P12
E221-*-E228
SEQ
7
C7
° E256-C-E249
P13
8
 E241-»-E248
o
C6
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o E276-«-E2699
E261-»-E268
o
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*These connectors are rotated 180 with respect to the others.
Fig. 5-4. Test set connectors (sheet 2 of 2).
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The pixjpedure for loading the main memory from an address set manually
on the Test Set is as follows:
(1) Press the HALT pushbutton (either SUMC-DV or Test Set).
(2) Turn the DATA switch to SET mode (SUMC-DV).
(3) Turn the MEMORY ADDRESS switch to RUN mode (SUMC-DV).
. (4) Set up the desired main memory address on the 11-bit field labeled
MAR (Test Set).
(5) Set up the desired data word on the MAIN MEMORY DATA toggle
switches (SUMC-DV).
(6) Press the ADDRESS ENTRY pushbutton (SUMC-DV).
(7) Press the DATA ENTRY pushbutton (SUMC-DV).
(8) Repeat steps (4) through (7) until all the desired entries are made in
main memory.
(9) Turn the DATA switch to the RUN position (SUMC-DV).
(10) Return all toggle switches on the Test Set to the center position (straight
up).
The SUMC-DV is now ready to run, and can either be continued from the
present state of the machine by pushing the RUN pushbutton on the Test Set, or started
at the beginning of the program by loading the starting address into main memory,
removing ail override conditions, and pressing the START pushbutton on the SUMC-DV.
The procedure for loading the scratch pad memory manually from the Test
Set is as follows:
(1) Press the HALT pushbutton (Test Set or SUMC-DV).
(2) Set up the desired address on the five SPA toggle switches (Test Set).
(3) Set up the desired data on the 16 SCRATCH PAD DATA toggle switches
(Test Set).
(4) Press the ENTER pushbutton (Test Set).
(5) If more scratch pad words are to be entered, repeat steps (2) through
(4) as needed.
(6) Return all three-position toggle switches on the Test Set to their center
positions.
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The SUMC-DV can now be continued from where it is in the program, or re-
started from the beginning as described below. "~~"
In using the Test Set for debugging, it is important to understand the way in
which the manual override functions. All of the data lines which are brought into the
Test Set for display, and/or manual override are CMOS levels driven from CMOS
transistors which swing from ground to +10 volts. It is a characteristic of CMOS
drivers that their output can be shorted to either ground or to the positive supply
without damage to the driving transistors. Moreover, since each CMOS register in
the SUMC-DV is isolated from the output pins by buffers, the internal states of these
registers are not affected by manual override from the Test Set. When the override
toggle switches are returned to the center positions, the original data in the driving
registers reappears on these data buses, although the memory accessed by the data
lines or address lines may have meanwhile entered the manually presented data or
address.
B. SUMC-DV FRONT PANEL
1. Front Panel Controls
The front panel layout is shown in Fig. 5-6. This figure also shows the
reference designation which identify the controls and indicators in the schematic
diagram and in the wiring lists for the SUMC-DV,
Figure 5-7 shows the schematic which relates each item on the front panel to
the signal lines which are switched or displayed by that item. This same schematic
also shows all of the units which are located on the noripluggable board A14, mounted
just behind the front panel; these units are intimately related to the front panel.
Referring to Fig. 5-7, the five lights which are located at the top of the
panel labeled MAIN MEMORY ADDRESS show at all times the state of the manual
address counter which is located physically on the nonpluggable board A14. This
counter is advanced manually by the INCREMENT ADDRESS pushbutton, SW20, and
5-11
MAIN MEMORY ADDRESS
A
POWER
A
ooooo o
MAIN MEMORY DATA
A
SLOW
SUMC/DV
Fig. 5-6. SUMC-DV front panel.
reset manually by the ADDRESS RESET pushbutton, SW19. The manual address
counter is used only for loading the main memory manually, and is connected to
the main memory address lines only when the MEMORY ADDRESS rotary switch,
SW26, is in the SET position. With SW26 in the SET position, and the CPU in a halted
state, the contents of the manual address counter do not enter the main memory ad-
dress register until the ADDRESS ENTRY pushbutton, SW17, is pressed.
It should be noted that there are only five bits in the manual address counter.
When the MEMORY ADDRESS rotary switch is in the SET position, these five bits be-
come the least significant bits (MAR11 through MAR15) and the remaining six bits
(MARS through MARIO) are forced to the "zero" state. This makes it possible to
access manually only the first 32 locations of the main memory. All of the 2048 lo-
cations can be accessed manually, however, from the Test Set when it is connected
to the SUMC-DV.
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The row of 16 toggle switches (SW1 through SW16) labeled MAIN MEMORY
DATA are for the purpose of manual data entry into the main memory. When the
DATA rotary switch, SW21, is in the SET position, the contents of these toggle
switches appear at the data input to the main memory (inverted since data in main
memory is inverted). This data, however, does not enter the addressed location
until the DATA ENTRY pushbutton, SW18, is pressed.
; Other items found on the front panel are the POWER toggle switch, SW25,
the CLOCK toggle switch, SW22, the START and HALT pushbuttons, SW23 and SW24,
respectively, and the POWER light which is a 10-volt bulb wired across the I0-volt
supply beyond the power switch and the fuse.
The POWER toggle switch is simply a single-throw, three-pole switch with
a section for each supply: the +10 volt, the +5 volt and the -5 volt supply. The
START pushbutton clears the sequencer, and then sets a flip-flop which gates the
oscillator into the clock pulse generator. The HALT pushbutton resets this flip-
flop and inhibits the clock pulse generator at the end of the EO during which it was
pressed. The SUMC-DV will not stop in the middle of an EO. The CLOCK toggle
switch has two positions: FAST and SLOW, These two positions select one of the
two internal oscillator frequencies. The ranges of these two internal clocks are
given in Section DC.
2. Use of the Front Panel for Debugging and for Normal Operation
During debugging the entire Test Set is generally connected tothe SUMC-DV.
The extra capacitance which this adds to the internal lines of the SUMC-DV makes it
imperative that the CLOCK switch be left in the SLOW position. Under these condi-
tions a program of any desired length permitted by the main memory capacity can be
loaded into the SUMC-DV manually. To do this, the MEMORY ADDRESS switch on
the front panel is left in the run position, and the address is set up from the 11 Test
Set panel toggle switches labeled MAR. Then the ADDRESS ENTRY pushbutton on the
SUMC-DV front panel is pressed entering the address. Data is entered into this ad-
dress from the front panel by means of the 16 MAIN MEMORY DATA toggles. The
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DATA switch must be in the SET position while different data is entered into one word
after another in main memory, but before attempting to run it is important to remem-
ber that both the DATA and the MEMORY ADDRESS rotary switches must be returned
to the RUN positions. Also if the Test Set is connected, all of the three-position tog-
gle switches on the Test Set must be carefully checked to see that they are in the neu-
tral center positions before attempting to run.
During debugging, frequent use is made of the two switches on the Test Set,
labeled SINGLE EO and SINGLE INSTR. When one or the other of these toggle switches
is thrown up, the program will not run continuously, but will halt automatically at the
end of each EO or each instruction as the case may be to permit examination, and/or
alteration of various internal register contents. It must be remembered that the pro-
gram can be continued after such a halt only from the Test Set RUN pushbutton, and
not from the SUMC-DV front panel START pushbutton. This is because the Test Set
RUN pushbutton does not reset the sequencer, while the SUMC-DV START pushbutton
does, causing the program to start over from the beginning again.
During normal operation, the Test Set is not connected to the SUMC-DV, and
the CLOCK switch should be in the FAST position. Under these conditions, manual
loading can only be accomplished for a program of no longer than 32 words. This limi-
tation can, however, be overcome by the use of an I/O device such as a teletype ma-
chine with the SUMC-DV.
Programs up to 32 words in length may be entered manually by the following
procedure:
(1) Turn on the POWER switch.
(2) Press the HALT pushbutton.
(3) Turn the DATA and the MEMORY ADDRESS switches to the SET mode,
(4) Press the ADDRESS RESET pushbutton.
(5) Set up a data word with all "zeros" except a "one" in the least significant
bit on the DATA switches. (This is always the starting instruction for
every program which does the initial housekeeping in the SUMC-DV.)
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(6) Press the ADDRESS ENTRY pushbutton.
(7) Press the DATA ENTRY pushbutton.
(8) Press the INCREMENT ADDRESS pushbutton.
(9) Set up the next main memory word for the desired program.
(10) Repeat steps (6) through (9) until all of the program words and data
are loaded. (Not more than 31 words.)
(11) Press the ADDRESS RESET pushbutton. (Returning to word "0", the
starting location.)
(12) Press the ADDRESS ENTRY pushbutton.
(13) Turn the DATA and MEMORY ADDRESS switches to the RUN mode,
(14) Press the START pushbutton.
The SUMC-DV will now proceed to execute the program.
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SECTION VI --------
n.
iAROM AND MROM SUBSYSTEMS
A. GENERAL DESCRIPTION
Figure 6-1 shows the environment and the signal interfaces of the IAROM and
the MROM which store the microinstructions and fetch them in the proper sequence
with the proper timing.
The IAROM (Instruction Address Read Only Memory) consists of 256 words by
16 bits. It receives its 8-bit address from the eight lower order bits of the Instruction
Register. The first eight bits of the output go directly to preset the sequencer each time
anew instruction has been fetched and is ready to be executed. The remaining eight
bits control certain functions which are invariant with respect to a given instruction .
The MROM (Microprogram Read Only Memory) consists of 256 words by 72
bits. The 8-bit address of this memory comes from the sequencer and changes each
time a different type of EO is required. The 72 MROM bits go to buffer registers to
be held while the EO which they control is being executed so that the MROM can be
fetching the contents of the next address during this time.
B. HARDWARE IMPLEMENTATION
Both the IAROM and the MROM are implemented using the 1601 electrically
programmable PMOS 2048-bit ROM chips. The chips are organized 256 words by
8 bits each. The IAROM requires two of these chips with the eight address lines
paralleled. The MROM requires nine of these chips with the eight address lines
paralleled. All interfaces to CMOS circuits are made straightforward and direct by
shifting V on the 1601 to -5 volts and shifting V to +10 volts. Under these
J-/J-'
conditions, the chip is capable of accepting zero to +10-volt logic swings at the address
inputs, and delivering zero to +10-volt logic swings at the data outputs fully compatible
with CMOS logic.
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Power dissipation averages 0.5 watt per chip, which gives a total power con-
sumption of 1 watt for the IAROM, and 4.5 watts for the MROM. Because of the
direct interfacing with CMOS levels, there is no further power loss or delay in level
conversion buffers.
The 1601 is electrically programmable. This can be accomplished either by
returning new chips to the manufacturer with a tape containing the desired information
content in a format specified on the data sheet, or by building a manual programmer
from an inexpensive kit supplied by the manufacturer. Electrical programming is
accomplished at elevated voltage levels.
C. MROM REGISTERS
The ATL-000 24-pin MOS LSI chip is used as a buffer register for the 72-bit
MROM field. Each of these chips has six CMOS static registers with a common
input clock. The option for a direct (unclocked) output is used in this application.
Although each of the six registers is a dual register only one of the two sections is
actually used.
D. PACKAGING
The two IAROM chips are packaged on the IK board (A9). The nine MROM
chips are packaged on the MROM board (A 10). The MROM register chips are dis-
tributed among all the boards where the MROM field is actually utilized.
E. TIMING
Refer to Fig. 6-1, block diagram, and to Fig. 6-2 the system timing diagram.
A new instructior is clocked into the Instruction Register during CLA. It
trickles through the Instruction register and the IAROM, and appears at the output of
the IAROM by 1 MS after CLA. From here it is clocked into the sequencer during
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Fig. 6-2. System timing.
the same EO by the clock signal called SEQ CLK. This is a logically derived clock
which is derived from CLG during a long EO. At this time the new address for the
MROM trickles through the sequencer and into the MROM. After another microsecond,
the new MROM field for this new address is available at the output of the MROM, and
it is clocked into the MROM register by the CLA pulse at the beginning of the
following EO.
The sequencer contents (and hence the MROM address) might change during any
EO during the time slot controlled by SEQ CLK, but the controls are buffered by the
MROM register until the start of the following EO.
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SECTION V!!
SCRATCH PAD MEMORY SUBSYSTEMS
A. ORGANIZATION AND PACKAGING
The scratch pad memory is a random access CMOS memory with current
sensing. A block diagram of the memory, showing graphically how it is organized,
is shown in Fig. 7-1. It has 32 words of 16 bits each. This memory is located on
the A8 plug-in board of the SUMC-DV which contains 53 dual-in-line packages as
shown in Fig. 7-2. Four of these packages have 16 pins, the rest 14 pins. In
addition there are 51 resistors, a diode, and decoupling capacitors. As shown in
Fig. 7-3, the data input from the scratch pad memory is on the MQR bus: MQRO
through MQR15. The data output from the scratch pad memory are located on the
SPMbus: SPMO through SPM15, The address registers for the scratch pad memory
are located on the ATL-005 chip on the IR board (A9). The outputs from the address
register SOD through S4D go from A9 to A8 on the backplane. The address decoding
is on A8. There is one control line: S9D. This line goes low during a write to
SPM and high during a read from SPM.
B. BASIC MEMORY UNIT
The RAM chip used in the scratch pad memory is a 16-word by 1-bit
CMOS chip with X-Y select and current sensing. It is contained in a 14-pin dual-in-
line package, and is a member of RCA's CMOS product line. For further information
see the data sheet for the CD4005D.
Thirty-two of these units on the A8 board make up the total storage of 32
words by 16 bits.
C. ADDRESS DECODER
The address decoder for the scratch pad memory is implemented by CMOS 16-
pin dual-in-line packages. There are four CD chips in the scratch pad memory
7-1
S3D S4D
ZVz.
MQRO
MQR 1
MQR 15
S9D £
SPMO
SPM1
SPM15
SENSE
BIAS
Fig. 7-1. SUMC-DV scratch pad block diagram.
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board. Two of them, with all inputs and outputs wired in parallel, drive the X
selection lines of the 32 storage chips. The other two drive the Y selection lines of
the 32 storage chips as shown in Fig. 7-3. Note that each paralleled output drives
only 16 storage chips, which is a fan out of eight-to-one per output of the decoder.
This optimum balancing of the load is made possible by the diagonal positions of the
two alternate blocks of memory seen in the schematic, and this in turn is achieved
by repeating address bit SOD in the corresponding input to both the X and Y decoders.
The purpose of paralleling decoder chips is to speed up the access time by reducing
the capacitive loading on the decoder output.
D. SENSE AMPLIFIER
The sense amplifier in the scratch pad memory is a bipolar differential inte-
grated circuit amplifier with three discrete resistors per amplifier plus one biasing
divider network for the entire group of 16 amplifiers. The integrated circuit chip,
is in a 14-pin dual-in-line package with two differential amplifiers per package.
The circuit arrangement for the scratch pad memory sense amplifier is shown
in Fig. 7-3. It is a common emitter current steering circuit with the input base
driven from a current sensing resistor. The minimum current developed through
the current sensing resistor by the selected storage element during the sensing of
a logical "one" is 0.5 mA, which develops a sense voltage of 0.9 volt at the. input
to the current steering amplifier. The sense bias voltage on the opposite base of
the amplifier is fixed by the divider at 0.45 volt which is midway between a "zero"
and a worst case "one". This is the amount of differential voltage needed to insure
the full 10-volt swing at the output collector. There is no inversion at the collector
output since the noninverting output transistor of the complementary circuit is
used.
A diode reference voltage fixes the voltage across the emitter resistor. This
sets the load current at 0.5 mA, which will pull the output to zero volts across the
2K output resistor when all the current is switched. See Fig. 7-3.
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During a read operation both Dl and DO are held high since the CMOS NAND
gates driving these modes are both inhibited by the read-write control. S9D.
During a write operation, the output of the sense amplifiers are forced to zero.
E. INTERFACE WITH TEST SET OVERRIDES
The A8 scratch pad memory board has two J connectors which can be used for
connecting to the Test Set for diagnostic purposes. One of these two connectors, Jl,
carries the 16-bit MQR bus which serves as an input bus for writing ioto scratch
pad memory. This bus cannot be displayed on the Test Set panel, but when Jl of
A8 is connected to P6 on a ribbon connector from the Test Set, it is then possible to
override the MQR bus from the 16 SCRATCH PAD DATA toggle switches on the Test
Set panel. These switches do not destroy the contents of the MQR register, but can
be made to override the bus and permit manual loading of the scratch pad froni the
test set. When returned to the central neutral position, the manual toggle switches
disconnect and return control of the bus to the previous contents of the MQR
register. The purpose of these override toggle switches is to allow manual writing
into the scratch pad memory for diagnostic purposes. Once the MQR bus is set
manually, writing into the scratch pad will still not occur with the ENTER push-
button on Test Set panel depressed. This pushbutton overrides the S9D write
control signal (normally high) causing it to go momentarily low so that manual write
to the scratch pad memory can occur.
This can only be accomplished when Jl of A9 (the IR board) is connected to P8
on a ribbon connector from the Test Set, since the write control signal, S9D, is
carried to the Test Set by this connector. Also carried by Jl of A8 are the five
scratch pad address bits SOD, SID, S2D, S3D and S4D. When writing manually from
the Test Set. it is usualh- desirable to manually set up the scratch pad address. This
can be done when Jl of A9 is connected to P8 of the Test Set by using the five switches
labeled SPA on the Test Set panel to override the scratch pad address bus in exactly
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the same manner as described for overriding the MQR bus data. Again, the neutral
center position returns control to the scratch pad address register. In this case, no
pushbutton is needed to enter the address into the memory.
The scratch pad address can be overridden by the SPA switches on the Test Set
panel regardless of the position of the MONITOR SELECTOR switch on the Test Set
panel. However, if it is desired to monitor the scratch pad address, this can be done
by turning the MONITOR SELECTOR switch to the MAR & SPA position. Then if
Jl of A9 is connected to P8 of the Test Set, the right five DATA lights will show the
contents of the scratch pad address register as they feed into the memory board, A8.
Connector J2 of AS carries the 16-bit SPM bus which is the data output bus from
the scratch pad memory. When J2 of A8 is connected to P7 on the ribbon connector
from the Test Set, it becomes possible to display the 16-bit SPM bus on the 16
SCRATCH PAD DATA indicator lamps by turning the MONITOR SELECTOR switch
to the SP position.
When the test set is connected to the SUMC-DV, all override toggle switches
must be in the neutral position when attempting to run a program with the SUMC-DV.
F. TIMING
The scratch pad memory is in the critical delay portion of the data path for the
SUMC-DV. See Fig. 7-4, the block diagram for the SUMC-DV. The worst case
EO time occurs on an EO which begins with a scratch pad access, continues through
an arithmetic operation involving worst case carry in both arithmetic units, receives
the result in the MQR register, and ends by writing this result back into the scratch
pad memory at the same scratch pad address where the read was done initially.
The measured read access time for the scratch pad memory in an actual program
being run in the DV from the 50% n point of the SOD through S4D address bus to the
50% point of the SPM bus is 400 ns reflecting the system loading. With no external
loading on the output bus, the measured access time during bench testing was 300 ns.
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The loading on the SPMO output of the scratch pad in the SUMC-DV, for example,
was measured as 120 pF. This results in a 120-ns delay from the start of the output
transition to the 50% point. Another 200 ns of the access time is in me decoder circuit.
This delay is primarily due to the large fan out required to drive the appropriate
memory chips located on the scratch pad board. The data sheet for the CD4005D
shows a delay of 25 ns from X, Y selection to the sense current output, which is
nominally 0.5 mA. In order to fully switch the output current of the differential
amplifier, a voltage swing of 1 volt is required. The total load capacitance at the
output node is 40 pF. To charge this output node through 1 volt with 0.5 mA of current
requires 80 ns which adds directly to the access time and the critical path delay.
Within the framework of the same basic design, the access time reflects a
speed/power ratio in that reduced access times are achievable with increased power
dissipation.
G. POWER DISSIPATION
The power dissipation of me scratch pad memory is divided among the two
amplifier biasing networks which dissipate 400 mW for the sense bias and 60 mW
for the current control, and the leakage of the CMOS chips which is only a few
microwatts at most. The sense amplifiers each have a constant current drain of 5
mA regardless of whether they are sensing a "one" or a "zero". This current flows
between the -5-V and the +10-V power supplies, resulting in a power dissipation of
75 mW per sense amplifier. The 16 amplifiers on the A8 board together dissipate
1.2 watts. Thus the total power dissipation on the scratch pad board is:
1.2 W + 0.4 W + 0.06 W = 1.66 watts
If the current in the sense amplifier were doubled, the 120 ns delay from the start
of the output transition to the 50% point could be cut in half. The cost in power for
reducing the access time by 60 ns would be a doubling of the 1.2 watts in the amplifier
to 2.4 watts, or an increase of 1.2 watts in the dissipation on the A8 board.
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SECTION VIII
MAIN MEMORY SUBSYSTEM
A. ORGANIZATION
The main memory in the SUMC-DV is a random access memory organized
in a 2,,048-word by 16-bit format. This provides an addressable capability up
to 65,536 words.
Figure 8-1 shows the main memory block diagram. The main memory contains
an internal address register. The M2TLS (normally high) control pulse must be
set low to clock the 11-bit address (MARS through MAR15) into the address register.
Since there is no data register in the main memory, the contents of the new address
appear directly on the 16 data output lines MRO through MR15. One other
control pulse, MIT LS (normally low), goes high to write new information into
the main memory. This new information is entered into the word at the address
location held in the internal address register at the time of data entry. Data entry
during write is accomplished from the bus PRRO through PRR15.
B. TECHNOLOGY
The main memory in the SUMC-DV is made up of four purchased printed
circuit boards. Each board contains a number of hybrid packages made up of
two LSI chips each. The technology used in the LSI chips is all bipolar. The
interfaces on all of these boards are T2L logic interfaces. Each of the four
boards has 1,024 words. Two boards have 8 data bits and the other two have 9
data bits. The extra data bit is not used in the SUMC-DV, and the output pins on
these boards are such that all four boards are completely interchangeable. Ex-
pansion of the four boards is accomplished by phantom "or-" connections between •
corresponding data output connections. The P input on each board is wired to
s
the E ' and E- reconfiguration inputs for the address extension. This node must
go high to select a pair of boards.
1. Refer to SEMI, Inc. data sheet RAM 388B for additional details.
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Fig. 8-1. Main memory block diagram.
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c. ADDRESS DECODING
The address registers and decoding are on all boards for address bits MART
through MAR15. Address bits MARS and MAR6 both require external registers,
but no external decoding. For MARS the true and inverted outputs from the external
register both go to all four boards. For MARS the true outputs from the
external register select boards Al and A3, while the inverted outputs select
boards A2 and A4. These external T^L registers are located on the board which .
is mounted on standoffs behind the control panel of the SUMC-DV.
D. MANUAL LOADING FROM THE CONTROL PANEL
When power to the SUMC-DV is switched on, the main memory may assume
arbitrary random states. Before a program can be loaded into the main memory
via the I/O interface, it is necessary to load a few locations manually near the
start of main memory to facilitate a bootstrap instruction which exists in the
MROM. To accomplish this the control panel of the SUMC-DV (Fig. 5-6) has
16 MAIN MEMORY DATA toggle switches for entering data manually into the
main memory. In addition there is a DATA rotary switch with 16 poles. When
this switch is in the SET position, it switches the memory data inputs from the
PRR in the SUMC-DV to these 16 manual switches. There is also a DATA ENTRY
pushbutton which manually overrides the MIT* signal which is normally high.
This pushbutton forces the signal momentarily to ground. The MIT LS signal on the
memory interface is derived from this through an inverting level shifter. When
it goes high momentarily, data enters the memory.
During the manual load operation it is also necessary to set up the address
manually. In order to accomplish this, there is a five-bit counter located on the
board behind the main panel which can be advanced by means of the INCREMENT
ADDRESS pushbutton on the SUMC-DV front panel, and reset by means of the
ADDRESS RESET pushbutton on the same panel. There are also five lights at
—the top of this panel which indicate the state of the address counter at all times.
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In order to present this address to the main memory rather than the address which
is present in the MAR, the MEMORY ADDRESS rotary switch must be turned to
the SET position. Although the manual address is then presented at the main
memory interface, it does not enter the internal address register until the
ADDRESS ENTRY pushbutton on the SUMC-DV panel is depressed. This push-
2button is a direct override of the M2T LS T L level signal (normally high) which
momentarily shorts it to ground. During manual address entry, the counter bits are
entered as the five least significant address bits while the remaining six most
significant bits are wired to ground. Thus only the 32 words with minimum
address are available for direct manual entry, which is more than adequate for
bootstrapping operations.
E. INTERFACE V/ITH CPU
Since the main memory requires a T L interface (0 to 3.5 V with a current sink
for low levels) and the CPU requires a CMOS interface (0 to +10 V with no standby
2power), conversion buffers are used. The T L to CMOS buffer used in the SUMC-
2DV is an inverting buffer. It is similar to the standard T L inverter with an open
collector except that the output collector is designed to withstand higher voltages.
This makes it possible to tie the external pull up resistors to +10 V to effect the
_2 2level change from TL to CMOS levels. The CMOS to T L buffer used in the
SUMC-DV is on a CMOS chip and comes in both inverting and noninverting forms.
The memory register (MR) lines from the main memory use the T^L to CMOS
buffer. Since this is an inverting buffer, all data in the main memory is stored
2in the inverted form. These T L to CMOS buffer inverters are located on the ALU-2
board.
The PRR outputs are connected to the data input lines of the main memory
2through CMOS to T I, Inverting buffers which are located on the MRU board.
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The MAR outputs are connected to the main memory address inputs through
CMOS to T^L noninverting buffers which are also located on the MRU board.
The MIT and the M2T control signals are controlled by the MROM, gated
with the CLI clock, and converted to T2L levels by passing through CMOS to T2L
buffers located on the MROM board.
F. TIMING
As shown in Fig. 6-2, the SUMC-DV timing diagram reading from main
memory requires one EO time period to place the desired address in the MAR.
Near the end of this EO during clock pulse CLI, M2T clocks the address into the
main memory internal register. By the beginning of the following EO, the data
will be on the MR data lines ready to use.
Writing into main memory requires two ECs. During the first EO, the address
is transferred into the MAR and clocked on CLI just as in a read. During the second
EO the data to be written is transferred into the PRR and clocked into the main
memory near the end of this EO by means of the MIT LS line which is gated with
the CLI clock. This data enters the word address which was set up on the previous
EO and is firm on the MR lines in time to be used on the following EO if desired.
Gv POWER DISSIPATION
The main memory boards proper dissipate 25 watts. The interface circuits
which adapt the main memory to the processor dissipate an additional 0.8 watt.
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SECTION IX
SUMC-DV CLOCK GENERATOR
The clock generator provides the basic timing pulses for the SUMC-DV. It also
implements the RUN, HALT, SINGLE EO and SINGLE INSTR modes of operation.
Two variable master oscillators provide flexibility in selection of the basic timing
slot interval and hence the length of the basic elementary operation.
A. IMPLEMENTATION
Circuit construction is implemented entirely with Complementary-Symmetry/
Metal-Oxide Semiconductor (COS/MOS or CMOS) small scale and medium scale in-
tegrated packages. Eighteen packages are required for full clock generator imple-
mentation. All of the clock generator circuitry is operated off the +10-volt supply
line and is completely contained on the Interrupt Register (IR) plug-in board.
The clock generator can be divided into five functional blocks as shown in Fig.
9-1. These blocks are designated as the control circuitry, sync circuitry, two-
phase shift register, oscillator and the gating circuitry. Activation of the clock
generator is initiated when the console START or test set RUN pushbutton is de-
pressed. The control circuitry accepts the initiate signal and, in turn, conditions
the sync circuitry to begin clock pulse generation. The free running oscillator con-
tinually pulses both the sync circuitry and the two-phase shift register. When the
clock generator is in the HALT mode of operation, the sync circuitry inhibits a re-
generative feedback loop in the two-phase shift register from generating the proper
logic for clock pulse formation. When the sync circuitry is conditioned to RUN, the
feedback circuitry in the two-phase shift register is activated and the oscillator pulses
to the two-phase shift register are phase oriented. The two-phase shift register is
now able to generate the waveforms shown Ln Fig. 9-2, By selectively gating these
waveforms, the gating circuitry generates the clock pulses used to drive the SUMC--DV.
The SUMC-DV clock pulses are shown in Fig. 9-3.
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Fig. 9-1. SUMC-DV clock generator block diagram,
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Fig. 9-2. 2-phase shift register output waveforms.
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Fig. ^9-3. SUMC-DV clock pulses.
The logic diagram of the clock generator is presented in Fig. 9-4. It is parti-
tioned into blocks to correspond with the block diagram of Fig. 9-1.
B. OSCILLATOR
Two oscillator circuits are included in the clock generator. Each of the circuits
is a two-inverter astable multivibrator utilizing an R-C combination as the timing
components. Potentiometers in the resistance leg allow a range of frequency adjust-
ment and diode shunting provides duty cycle control. Each oscillator uses a two-
input nor gate as one of its inverters to provide an oscillator inhibit capability. Os-
cillator selection is controlled from the CLOCK switch on the SUMC-DV panel. With
the CLOCK switch in the SLOW position, signal SF is a logical 0. This inhibits the
fast oscillator and allows the slow oscillator to i'rss run. Switching the CLOCK switch
to the FAST position changes signal SF from a logical 0 to a logical 1. This inhibits
the slow oscillator and allows the fast oscillator to free run.
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The slow oscillator has a continuously variable range of frequency adjustment
from 210 kHz to 300 kHz. This frequency range guarantees a range of 23.3 n s to
33.3 M s in the length of an elementary operation. Adjustment of the slow oscillator
frequency is made by adjusting potentiometer R7. Potentiometer R9 is adjusted to
control the duty cycle of the slow oscillator.
The fast oscillator is continuously variable from 1.88 MHz to 2.44 MHz, guar-
anteeing a 2.9 MS to 3.7 MS elementary operation. The frequency of the fast oscillator
is varied by adjusting R13, while adjusting Rll varies the duty cycle.
C. CONTROL CmCUITRY
The control circuitry controls the mode of operation of the clock generator. Ex-
ternal commands to run, halt, perform a single elementary operation, or to perform
a single instruction all enter the clock generator through the control circuitry.
The control circuitry incorporates two logic circuits. One circuit consists of
two differentially coupled nand gate latches. With the clock generator in the HALT
mode, signals HALTA, RUN, Bl, STOP, and MO are resting at a logical 1. The
sync circuitry inhibits the two-phase shift register feedback due to signal MO being
at a logical 1. By depressing the SUMC-DV console START pushbutton or test set
RUN pushbutton, signal RUN is shorted to ground. This changes the state of the first
latch forcing signal Bl from a logical 1 to a logical 0. Signal B5 is capacitively coupled
to Bl and thus sees a negative-going spike of sufficient magnitude to change the state
of the second latch. When the second latch changes state, signal MO is driven from a
logical 1 to a logical 0. With signal MO at a logical 0, the sync circuitry can enable
the feedback loop of the 2-phase shift register so that clock pulse generation can begin.
Included in the control circuitry is a circuit which clears the sequencer when the
SUMC-DV console START pushbutton is depressed. The pulse to clear the sequencer
(on signal line START) is formed during the time that the START pushbutton is between
its internal contacts. With the START pushbutton in its released position, signal line
RUNA is held at a logical 0. As the START pushbutton is depressed, signal RUNA is
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pulled to a logical 1 by Rl, thus generating a logical 1 level at signal line START to
clear the sequencer. When the START pushbutton reaches the end of its travel, a
logical 0 is introduced to signal line RUN which changes the state of the first control
circuit latch. Signal B2 now assumes a logical 1 state which is used to drive signal
line START back to a logical 0.
Clock pulse generation may be terminated in one of three ways: by activating the
single instruction or single elementary operation mode from the SUMC-DV Test Set
or by depressing the HALT pushbutton on either the SUMC-DV panel or Test Set. Each
of the three halting mechanisms works in a similar manner. When the single elemen-
tary operation mode is entered, signal STOP in the control circuitry is switched from
a logical 0 to a logical 1. Signal STOP is gated with clock signal CLHI so that the first
time that signal CLHI is generated, signal MO switches from a logical 0 to a logical 1.
This causes the sync circuitry to inhibit the two-phase shift register feedback and
clock pulse generation is terminated. Activation of the single instruction mode also
causes the state of signal STOP to switch from a logical 0 to a logical 1, however,
the state of signal STOP does not change until the last elementary operation in the
instruction. Gating circuitry internal to the SUMC-DV Test Set guarantees the proper
generation of the STOP signal. Once signal STOP switches to a logical 1, clock gen-
eration is terminated as in the single elementary operation mode. Halting the SUMC-
DV via the single instruction or single elementary operation modes relies on changing
the state of the second control circuitry latch without changing the state of the first
latch. In order to ready the control circuitry so that the RUN mode may be reentered
it is necessary to also change the state of the first latch. This is manually accom-
plished by depressing either the SUMC-DV panel or Test Set HALT pushbutton after
clock pulse generation has ceased. The SUMC-DV may be halted after an arbitrary
elementary operation by depressing either the SUMC-DV panel or Test Set HALT
pushbutton. This simultaneously changes the state of both control circuitry latches
by forcing signal HALTA from a logical 1 to a logical 0. As before, signal MO is
thus driven from a logical 0 to a logical 1 resulting in an interruption of the two-phase
shift register feedback and therefore clock pulse generation.
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D. TWO-PHASE SHIFT REGISTER. . . .
The two-phase shift register consists of two banks of static shift registers that
are alternately triggered by the oscillator circuitry. Both edges of each oscillator
pulse are utilized in the triggering scheme so that each of the shift register banks is
triggered at a rate equal to the oscillator frequency. Trigger pulses enter the shift
register banks on signal lines CL1 and CL2.
Each shift register contains its own regenerative feedback. The feedback loops
in each of the two shift register banks are identical in design. The effective construc-
tion of each loop consists of a nanding of the first six output lines of each shift register
with an inhibit signal (MS). The output of the effective seven-input nand is returned to
the data input of the shift register.
When the clock generator is in the halt mode, inhibit signal MS is resting at a
logical 0. This guarantees that the outputs of each of the nand feedback loops (data
inputs to the shift registers) are held at a logical 1. Since both banks of shift re-
gisters are continually triggered, all shift register data outputs fill with logical 1's.
The gating circuitry can generate no clock pulses when the two-phase shift register
assumes this output state.
When the run mode is entered, inhibit signal MS assumes a logical 1 state thus
driving each of the shift register data inputs to a logical 0. The naxt trigger pulse to
each shift register bank places a data 0 in the first shift register location. Each suc-
cessive trigger pulse shifts the data 0 one location. With a data in any of the first six
locations of either shift register bank, the feedback associated with that bank places a
logical 1 at the data input (signal Fl or F2). When the data 0 has been shifted out of
the first six shift register locations, the feedback regenerates the sequence by placing
a logical 0 at the shift register data input. The resultant shift register output wave-
forms are shown In Fig. 9-2.
Also included in the two-phase shift register is the circuitry which implements a
long or short elementary operation. A long elementary operation is called for when-
ever there is a data dependent branch condition. When this is the case, signal line
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C20 is driven to a logical 0 shortly after the leading edge of clock pulse CLB. C20
is the data input to a "D" type flip-flop. The data 0 is transferred to the output of the
flip-flop (SHEO) by shift register output EE. A data 0 at signal line SHEO allows shift
register outputs EK and EL to assume active roles in the shift register feedback loops.
Signal line C20 is driven to a logical 1 when a short elementary operation is to
be performed. When this data 1 is transferred to signal line SHEO, shift register
i
outputs EK and EL are overridden in the shift register feedback loops. Overriding
these two signals results in a 14% reduction in the length of the elementary operation.
E. SYNC CIRCUITRY
The sync circuitry serves as an interface between the control circuit and the two-
phase shift register. When the clock generator is in its run mode, input signal MO to
the sync circuitry is at a logical 0 and output signal MS is at a logical 1. With signal
MS at a logical 1, the two-phase shift register's feedback loops are enabled and the
clock generator is free running. When the halt mode is entered via the control circuitry,
signal MO switches from a logical 0 to a logical 1. This sets a "D" type flip-flop in
the sync circuitry and forces signal Q to a logical 1. As soon as the feedback signals
(Fl and F2) from the shift register feedback loops also simultaneously assume logical
1 levels, signal MS is driven from a logical 1 to a logical 0. This inhibits the shift
register feedback and terminates the clock pulse generation at the end of that elemen-
tary operation.
Entering the run mode from the halt mode causes s ignal MO to switch from a log-
ical 1 to a logical 0. The sync circuitry phase orients the trigger pulses to the two-
phase shift register before enabling the shift register feedback loops. This is done by
clocking the logical 0 level of signal MO to signal line Q on the leading edge of signal
FREQ. When signal Q assumes a logical 0 level, signal MS switches to a logical 1,
and enables the shift register feedback loops. Using signal FREQ as a reference point""
to enable the shift register feedback loops orients the shift register trigger pulses so
that signal line CL1 sees the first rising (trigger) edge after the two-phase shift reg-
ister has been enabled.
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F. GATING CIRCUITRY
The clock gating circuitry generates the clock pulses used to drive the SUMC-DV.
The clock pulses are generated by selectively gating the outputs from the two-phase
shift register. Clock pulses are buffered, wave shaped or delayed where necessary
before being distributed to the SUMC-DV.
G. CLOCK PULSE DISTRIBUTION
The SUMC-DV clock pulses are used to directly drive circuitry on six of the eleven
plug-in boards. Fig. 9-5 shows the fan-out distribution for each of the clock pulses.
The five boards not directly accessed by the clock pulses are the four main memory
boards (MM1, MM2, MM3 and MM4) and the scratch pad memory (SPM) board.
The following listing is a functional breakdown of the clock signals on the basis
of the computer operation that each clock signal initiates.
(1) CLA pulse, conditioned with a read-only memory (ROM) bit, clocks the
main memory data lines into the instruction register (IR).
(2) CLA pulse clocks ROM data into the microprogrammed read-only memory
(MROM) data registers.
(3) CLB pulse clocks the scratch pad (SP) address lines into the scratch pad
address registers.
(4) CLBC pulse is used to strobe the input/output (I/O) lines to an external
teletype connection.
(5) CLEF pulse clocks data into the sequencer to initiate a short elementary
operation.
(6) CLG pulse clocks in the sign change and left shift instructions to the input/
output (I/O) board. On the multiplexer register unit (MRU) board, CLG
clocks data into the memory address register (MAR), product remainder
register (PRR) and the multiply quotient register (MQR). On the arithmetic
logic unit board (ALU1 and ALU2), CLG performs the unused function of
generating a carry latch for double precision operation.
(7) CLGG pulse clocks data into the sequencer to initiate a long elementary
operation.
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(8) CLHI pulse is used to update the state of the interrupt register and to gen-
erate the scratch pad memory write signal. CLHI is also used to initiate
the halt operation when the clock generator is in its single elementary oper-
ation mode.
(9) CLI pulse clocks in the sign bit for the multiply and square root algorithms
on the arithmetic logic unit (ALU1 and ALU2) boards. On the micropro-
grammed read-only memory (MROM) board, CLI, conditioned with a read-
only memory (ROM) bit, generates the read/write signal into the main
memory. On the input/output (I/O) board, CLI is used to clock data into
the interrupt status register (ISR).
X
MM1
MM2
MM3
MM4
MRU
ALU2
ALU1
SPM
IR
MROM
I/O
TOTAL
FAN-OUT
CLA
-
-
-
-
-
-
-
-
4
-
-
4
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-
-
-
-
3
2
3
-
2
6
1
17
CLB
-
-
-
-
-
-
-
1
-
-
1
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-
-
-
-
-
-
-
-
1
-
-
1
CLEF
-
-
-
-
-
-
-
-
-
1
-
1
CLG
-
-
-
-
12
1
1
-
-
-
2
16
CLGG
-
-
-
• -
-
-
-
-
-
1
-
1
CLHI
-
-
-
-
-
-
-
-
2
-
-
2
CLI
-
-
-
-
-
1
1
-
-
2
2
6
Fig. 9-5. Clocks Fair-Out Distribution.
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SECTION X
POWER SUPPLY AND DISTRIBUTION
A. GENERAL DESCRIPTION
The SUMC-DV and Test Set utilize a three-output power supply. The three
nominal operating voltages required by SUMC-DV are +10 volts, +5 volts and -5
volts. The power supply provides +10 volts at 1.8 amperes, +5 volts at 15 amperes
and -5 volts at 3 amperes. Manufacturer's specifications guarantee 0.1% line and
load regulation, 0.1% noise and ripple control, and an operating temperature of from
0 to 55°C. The power supply operates at 120 Vac ±10% and can be made to operate
at 240 Vac.
To provide the desired nominal operating voltages at the SUMC-DV plug-in
boards, the outputs of the power supply were set at +5.8 volts, +10.2 volts and
-5.05 volts, resulting in +5 volts, +10 volts and -5 volts, respectively, at the SUMC-
DV boards.
.During nominal operation, the SUMC-DV consumes 39 watts of power. Of this,
the +10 volt circuits use 8 watts (0.8 ampere at 10 volts). Included in the +10-volt
circuits are the 54 LSI chips. During nominal operation these 54 chips use about 1
watt. The other 7 watts are distributed among the microprogrammed read-only
memory, the scratch pad memory, the sense amplifiers, the clock generator and
various level shifting circuits. The +5-volt circuits consume 27.5 watts (5.5 am-
peres at 5 volts). The bipolar main memory dissipates 24 of the 27.5 watts. The
-5-volt supply dissipates the remaining 3.5 watts used by the SUMC-DV (0.7 am-
pere at -5 volts). The main memory and microprogrammed read-only memory
consume the majority of this power.
The power supply contains both overcurrent and overvoltage protection. The
overcurrent protection is in the form of foldback current limiting. The internal ad-
justment is set so that the +10-volt supply current begins folding back at 2.7 amperes,
the +5 volt supply current at 15 amperes and the -5 volt supply current at 2.5 amperes.
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The internal overvoltage protection is in the form of an SCR crowbar across each
output. The +10-volt supply SCR tarns on at 11.1 volts, the +5-volt supply SCR is
set to turn on at 6.35 volts, and the -5-volt supply is limited to -5.6 volts by its
SCR crowbar.
B. OVERVOLTAGE AND OVERCURRENT PROTECTION
The overcurrent protection internal to the SUMC-DV takes the form of three
fuses, one for each of the three supply voltages. The +10-volt and the -5-volt sup-
plies each have 2-A fuses, and the +5-volt supply has an 8-A fuse. These fuses
are located on the nonpluggable board behind the front panel of the SUMC-DV. The
overvcltage protection internal to the SUMC-DV takes the form of three 50-watt zeners
which are located just beside the backplane wiring for the four main memory boards.
These three zener diodes each have anominal voltage which is 20% higher than
the nominal operating voltage for the supply being protected. During normal oper-
ation, these three zeners remain out of conduction and do not add to the SUMC-DV
power dissipation. However, if an overvoltage of 20% occurs, on any supply, the
corresponding zener will conduct and prevent any further overvoltage. With the power
rating that these zeners have, they are designed to blow the fuse for the supply they
are protecting before damage to the zener can occur.
Another protective diode has been placed between the +10-volt and the +5-volt
supplies to prevent the +10-volt supply from dropping below the +5-volt supply, since
this could result in damage to the CD4009 and CD4010 CMOS to T2L level shifters in
the SUMC-DV. This makes the SUMC-DV insensitive to power supply sequencing.
All three supplies come in through the external connector, through the multipole
power switch and the three fuses, and then to three terminal posts on the backplane
chassis, from which they are distributed to the various boards. Each board is de-
coupled by one or more electrolytic capacitors and by one or more ceramic capacitors
for each supply.
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SECTION K\
PACKAGING
A. MECHANICAL DESIGN OF THE SUMC-DV AND TEST SET
1. Design Approach
The basic approach to the mechanical configuration of the SUMC-DV and
Test Set was one of providing a flexible system that could accommodate a variety
of package types, provide custom printed cards, and permit, a short design and
fabrication cycle. Consistent with this approach, all active devices were
considered to be pluggable elements requiring highly reliable sockets with a
wirable termination. In addition the wiring arrangement had to satisfy not only
the flexibility requirements, but was constrained to avoid excessive interconnectivity
capacitance.
In order to assure adequate facility for test and checkout, a large number-
of test points were incorporated into the system. The test point connections were
established to facilitate attachment and removal, ease of maintenance and
assembly. Because of the low dissipation of the system, natural air convection is
used consistent with operation in the normal ambient temperatures of the laboratory
environment.
Virtually all of the CPU active components are in dual-in-line packages with
40, 24, 16 or 14 leads. Evaluation of various memory approaches resulted in the
O
use of a purchased T L arrangement on four plug-in printed wiring boards. Each of
the memory boards has planar dimensions of 7.0 in by 5.5 in and terminates in a
60-pin board edge connector. The final component parts configuration complement
for the CPU arA ics memories is given by function in Table 11-1. For this CPU
alone, the total part count is 178. Table 11-2 summarizes the components used in
the Test Set.
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TABLE 11-2. TEST SET COMPONENT COMPLEMENT
Function
Lamp Driver
Board
Function
Test Panel
DIP, 14-LEAD
2
Rotary Switches
16P10T
1
Resistors
52
Capacitors
1
Toggle Switches
SPOT
2
On-Off-On
35
Transistors
12
Diodes
26
Momentary Switches
4
Lamps
26
In order to facilitate the checkout and the debugging of the computer, a large
number of test points were utilized. In establishing these test points, various
constraints were evaluated. These constraints include the minimization of external
capacitance and convenient accessibility.
2. Design Implementation
The SUMC-DV computer is packaged in an overall configuration as shown
in Fig. 11-1 with basic dimensions of 12.0 inches wide, 10.5 inches high and
9.0 inches deep. The assembly comprises an outer fabricated welded and riveted
aluminum alloy housing assembly; a fabricated control panel;a fabricated, formed
and welded backplane connector mounting plate; two fabricated card guide support
brackets; 26 card guides; 4 plug-in main memory board assemblies; 7 plug-in CPU
board assemblies; 1 wired-in lamp driver board assembly; 2 external connectors;
4 nylon mounting feet; and an assemblage of connectors, lamps, sockets, switches,
wiring and mechanical fasteners.
The outer housing is fabricated from 0.090-inch-thick aluminum alloy
to provide the basic frame for support of the entire computer. Hinged doors are
riveted at openings in the front and back surfaces of the housing with the opening
ends secured or opened by two quarter-turn knurled-head stud fasteners engaging
"S" springs on each door stop. The top surface of the housing has a 1-1/2-inch slope
down from the back to the front and is open in picture frame fashion. Two connector
openings are provided in the left wall on the lower half close to the back edge. Seven
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Fig. 11-1. SUMC-DV chassis assembly.
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countersunk screw holes are provided in both the left and right side walls for
mounting the backplane connector plate and the two board guide mounting brackets.
The top "picture frame" surface has eight captivated clinch nuts for mounting and
fastening the control panel.
The housing is finished all over with a chemical treatment which leaves a
light yellow chromate film on the surface. The outside surfaces of the housing are
painted with a shadow blue vinyl coating.
The control panel is a flat 0.090-inch-thick aluminum alloy plate with
switch, lamp socket and countersunk screw mounting holes located in appropriate lo-
cations. Figure 11-2 shows the component parts arrangement on the control panel.
The rear of the control panel has six clinch studs extending from it to provide
mountings for the lamp driver board standoffs. The lamp driver board assembly
shown in Fig. 11-3 is screw-mounted to the six 1-inch-long internally threaded
standoffs which extend from the clinch studs on the back of the control panel. The
toggle and rotary switches are retained in the panel with front applied nuts on the
threaded shaft bushings. The pushbutton switches are retained in a similar fashion
with the mounting nuts applied from the rear. The main memory address lamps are
in a multiple socket which is retained in its slot by two press-on "Tinnerman"
nuts. The single socket for the power lamp is also retained by a "Tinnerman" nut.
The control panel is finished all over with a chromate film and painted with
midnight blue enamel on the top and edge surfaces. Control panel marking is
screened on using white epoxy paint. It mounts on the top of the housing with eight
flat-head screws.
The backplane connector panel is fabricated from 0.090 inch-thick aluminum
alloy material. The back surface is stepped and cut out to provide the mounting locations
for up to 13 plug-in board connectors. The step in the back surface compensates for
the length-variation between the memory and CPU boards. The upper and lower
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Fig. 11-2. SUMC-DV control panel.
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Fig. 11-3. SUMC-DV lamp driver board assembly.
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folds of the plate provide stiffening and support attachment surfaces for the back end
of the board guides. Clinch nuts are provided on these surfaces to mate with the
board guide mounting screws. The side ends of the connector plate are folded
forward 0.75 inch and provided with three clinch nuts on each side to mount the
connector plate in the housing. Additional holes are included near the top and bottom
of the back surface for standoff terminals holding voltage bus wires. Holes are
also provided in the lower left corner of the back plate, below the memory card
connector cutouts, for mounting the voltage crowbar zener diodes. Two holes
with clinch nuts are also on the bottom fold of the back plate to which the mounting
feet attach.
The plane for the back wiring is formed by the wire wrap pins extending
from the back of the plug-in board connectors when they are mounted in the plate .
The two card guide support brackets are formed from 0.090-inch-thick
aluminum alloy and finished with a chromate film coating. The front and back edges
are formed into 0.38-inch-longbends for cross stiffening. The sides are formed
in a similar bend with two holes and clinch nuts to fasten the brackets to the
housing. One bracket mounts in the top front of the housing and the other in the
lower front of the housing. Properly located holes with clinch nuts are
in the flat surfaces of the brackets, to which screws for the front end of the
board guides attach. The lower bracket is also provided with two holes and clinch
nuts near each end for attachment of the mounting feet.
The board guides are vendor purchased plastic parts which are modified by the
addition of countersunk front and back mounting holes. Two different sizes are used.
One size has a slot width and length to accommodate the 0.063-inch-thick memory
boards. The other accommodates the 0.125-inch-thick longer CPU boards. The
guides are mounted with Hat-head machine screws in the fop and bottom of the
housing between their front mounting brackets and the back plane connector plate .
Four shims are used between the guides for the main memory cards and their
mounting surfaces to adjust the height of the opening to the main memory card width.
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The four main memory boards plug into the first four positions on the
left while the seven CPU boards plug into the next seven locations in the following
order: MRU, ALU2, ALU1, SPM, IR, MROM, and I/O. Two vacant slots exist,
one of which is reserved for a planned memory expansion of 2,048 words of a
CMOS beam lead memory.
The CPU plug-in board configuration is a specially designed variation of
a vendor available board. It consists of a 0.125-inch-thick fiberglass epoxy
material with planar dimensions of 7.353 inches by 7.000 inches. One end oi' the
board has 122 (61 on each side) gold plated board edge connector tabs. The
connector tabs have printed wiring paths extending back to wire-wrap-type
terminals pressed and soldered in the board on a 0.200 inch by 0 .200 inch grid.
The end two tabs on each side and both surfaces are attached to voltage and ground
printed wiring strips running along the edges of the board. Six wire wrap terminals
are provided at equally spaced positions along each strip for wiring access. The'"
board has 22 rows of 50 holes running along its length spaced 0.300 inch apart. Holes
in each row are spaced 0.100 inch apart and are sized to accept wire-wrap-type socket
terminals. The end of the board opposite to the connector has two ejector keys to
aid in board removal from its connector.
Each individual board in the CPU was adapted to its use by appropriate
population of the socket/terminals to match the component arrangements.
Board wiringwas implemented using random point-to-point runs with wrap
and solder terminations on the socket terminals in order to minimize length of
parallel runs, total wire length and total interconnection capacitance.
Back plane wiring was implemented in a similar manner between terminals
on the plug-in card correctors. "rhe +I0-volt supply and ground were distributed
to the CPU connectors with bus wires running across the top and bottom of the back-
plane connector plate.
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The entire functional SUMC-DV computer can be subassembled outside
of the outer housing after which it can be placed and fastened to the housing. This
greatly simplifies initial wiring and assembly access.
B. TEST SET
The Test Set is packaged in a vendor purchased and RCA modified chassis
as shown in Fig. 11-4. It has basic dimensions of 8.0 inches by 12.0inches by
4.0 inches. Five basic parts and subassemblies are used to build up the Test Set;
they are the chassis, a test set panel, a lamp driver/terminal board assembly, a
subchassis, and four mounting feet.
Figure 11-5 is a sketch of the component arrangement on the Test Set panel.
The lamp driver/terminal board assembly is shown in Fig. 11-6. The 14 sets of
test leads are in the form of 16 conductor flat ribbon wires.
C. EVALUATION OF THE DESIGN IMPLEMENTATION
The SUMC-DV structure has proven to be adequately rigid to withstand all
of the operational and handling forces. Cooling of the components used in the
assembly by naturally convected air in a laboratory environment is sufficient to
keep the maximum temperatures within specified operating limits. The design
approach was flexible enough to easily absorb the evolution of the electrical design.
Interwiring capacitance is sufficiently low to permit the system to meet its opera-
tional requirements. The assembly techniques used provided the expected degree
of ease for both assembly and maintenance. Future expansion capabilities are
available from two unused plug-in card positions in the CPU end of the SUMC-DV.
The Test Set connection, switching and indicating systems have proven valid
in their use to completely check out, fault locate and debug the SUMC-DV.
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Fig. 11-6. Test set lamp driver/terminal board assembly.
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